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ABSTRACT

The goal of this research is to investigate a novel microwave oscillator —
the M ESFET version contiguous dom ain oscillator. By combining the
transferred electron effect in GaAs m aterial w ith the two dimensional electros
tatics in the device, a series of contiguous electron packets can be generated in
the channel of a resistive gate M ESFET. Therefore this novel device can eliminate some restraints which are suffered by the presently existing oscillators,
and provides unique new features for oscillators: a wide range of oscillation
frequency (from a few tens of GHz to a hundred GHz), an ideal current source,
instantaneous frequency tuning, com patibility w ith the presently existing
planar semiconductor integration technology, etc.
This investigation is composed of two parts. The first p a rt is to use various semiconductor processing technologies to fabricate the devices which can
supply an ideal electrostatic condition for the electrons in the channel; the
second p art is the device characterization; which includes power o u tp u t, frequency tunability, and the relationship between device perform ance and device param eters.

I

CHAPTER ONE
INTRODUCTION

The microwave oscillator is a key element in alm ost all microwave
equipm ent. W ith the perfection of semiconductor processing technology, m ore
and more tu b e oscillators have been displaced by solid state oscillators. As it is
predicted, the future production of microwave solid state oscillator will parallel
the growth of overall microwave equipm ent industry^1).
Microwave solid state oscillators are produced in a wide range of device
technologies, packaging technologies, power o u tp u t levels, frequency ranges, and
tuning provisions. They m ay be fabricated as discrete circuits (using packaged
devices), hybrid microwave integrated circuits (using chips on substrate), or as
monolithic microwave integrated circuits. Among those discrete devices, th e
IM PA TT (Im pact Ionization Avalanche T ransit Time) oscillator and the TED
(T ransferred E lectron Device) oscillator are two m ajor semiconductor oscillators
and take a large p a rt of production.
This thesis deals w ith the investigation of a new type of semiconductor
microwave oscillator device known as the Contiguous Domain Oscillator (CDO).
To understand how this device differs from existing oscillator devices, we will now
review the m ost im p o rtan t existing devices.

1.1 A valanche T ransit-T im e Devices

1.1.1 IM PA TT Oscillator
The w ord IM PA TT stands for "impact ionization avalanche tran sit time".
The IM PA TT oscillator was proposed by Read in 1958, and experim ental
oscillation was first observed by Johnston, DeLoach, and Cohen in 1965. The

IM PA TT diode employs im pact-ionization and transit-tim e properties of
sem iconductor structures to generate negative resistance® . The negative
resistance is due to two delays. One is the "avalanche delay" which is due to the
finite tim e for the avalanche current building up; the other one is the "transit
tim e delay" which is due to the finite tim e for carriers to drift across the transit
region. W hen the sum of these two delays is equal to the cycle time, the diode can
generate microwave power w ith an external circuit a t the corresponding
frequency. A t present, the IM PA TT oscillator is the m ost powerful solid state
microwave power source® , and it can generate the highest CW power o u tp u t at
millimeter-wave frequencies (above 30GHz)®. B u t the IM PATT oscillator has
two m ajor shortcomings: one is th a t the noise is high and sensitive to the
operating conditions, and another is th a t there are large electronic reactances
which are strongly dependent on oscillation am plitude and so cause extra
difficulties in circuit design to avoid detuning.®
The IM PA TT diode is an p +-n-i-n+ structure® as shown in Fig. 1.1, where
the i refers to intrinsic m aterial and + sign denotes very high doping. This device
can be viewed as consisting two regions. One is the thin n region a t which
avalanche m ultiplication occurs. This region is called the avalanche region. The
other is the i region through which the generated charge carriers m ust drift in
moving to the n + contact. This region is called the drift region (intrinsic region).
The n region is very thin. The space between the p +-n junction and the i-n t
junction is called the space-charge region. In device operation, this p 'l'-n-i-n+
diode is reverse biased and the voltage is in the breakdown region.
'■■v':At; the beginning of operation, there are no carriers in the low doped drift
region, and the external voltage is m ainly developed across the highly doped
avalanche region. Since the external voltage is sufficiently large, avalanche
breakdown happens and the avalanche m ultiplication is greater th an unity.
The electrons in the avalanche breakdown region are accelerated by the high
field. Since the avalanche m ultiplication is greater than unity, a small num ber of
electrons in the avalanche region can create a large num ber of electrons. These
created electrons drift through the avalanche breakdown region and enter the
drift region. W hen the electron packet is sufficiently large, the electric field within
the electron packet creates a voltage drop across the packet and drops the electric
field in the avalanche breakdown region to a level where avalanche m ultiplication
is lower than unity. Then this packet drifts across the drift region, and finally is
absorbed a t the other side. Once the drifting packet is absorbed, the field in the
avalanche breakdown region will be raised and the cycle repeats.
In device operation the IM PA TT diode is m ounted in a microwave cavity.
The impedance of the cavity is m ainly inductive and is m atched to the mainly

capacitive impedance of the IM PATT diode to form a resonant circuit. Fig. 1.2
shows the IM PA T T ’s power output versus the oscillation frequency^ (with
B A R IT T ’s).

1.1.2 BA RITT Oscillator
The structure of the BARITT oscillator is basically a back to back pair of
diodes which are biased into punch-through condition. It has the same operation
principle as the IMP A TT. The thermionic injection and diffusion of m inority
carriers across the forward-biased barrier and the injected carriers traversing the
drift region are the mechanisms responsible for the microwave oscillation.
The high electric field developed across the diode junction injects electrons
into the device and therefore forms a charge packet inside the device. Once the
charge packet is sufficiently large, there will be a voltage drop across the packet,
and the electric field in the remainder of the device will be lowered so th a t no
more electrons will be injected until the electron packet is absorbed a t the
term inal end.

1.1.3 D O V ETT Oscillator
The DO V ETT oscillator is very similar to the BARITT diode. The only
difference is th a t the velocity of carriers near the injection contact is significantly
less th a n th a t near the collection contact. Because of this transit-tim e delay in the
low-velocity injection region, the negative resistance of DOVETT diodes should
be higher th a n th a t of BARITT diodes.

1.2 TED Oscillator
T he transferred electron device oscillator is one of the most im portant
microwave oscillators. This device was first discovered by Gunn in 1963.
Therefore it can also be referred to as a Gunn oscillator, and its structure is
shown in Fig. 1.3. The Gunn oscillator is used extensively as a power amplifier
and local oscillator in radar and microwave test instrum ents due to its high
signal-noise ratio. Unlike the IM PATT diode, the TED oscillator can operate in
different modes, such as the ideal uniform field mode, accumulation layer mode,
tran sit tim e dipole layer mode, etc. Practically, the frequency of this oscillator
covers from IGHz to 100GHz. Like the IM PATT oscillator , the mechanism of
oscillation comes from a negative differential resistance of the diode. B u t the

mechanism responsible for the negative differential resistance of th e TED diode is
different from th a t of the IM PA TT diode; it comes from a field-induced transfer
of conduction band electrons from a low energy, high m obility valley to high
energy, b u t low mobility satellite valleys (the so-called transferred electron effect).
Due to the finite response time needed for electrons to transfer from one valley to
another valley, the TED ’s upper frequency limit is estim ated around 100 GHz,
which is lower th an the IM PA TT oscillator^8) However, although the TED has a
lower o u tp u t power level and lower upper frequency lim it (see Fig. 1.4) compared
w ith the IM PA TT oscillato r^, it has certain advantages such as lower operation
voltage and lower noise. Fig. 1.5 shows the comparison of small-signal noise
measures for various semiconductor microwave devices in the frequency range 8
to 12 G H z M .

1.2.1 Ideal Uniform Field Mode
In the ideal uniform field mode, there is no internal space charge built up,
and therefore the entire device has a uniform electric field. The current-voltage
relationship of this device will be the same shape of the velocity-field curve.
Normally, the device is biased a t a point in the region of negative differential
mobility. W hen an input voltage is applied (suppose the input voltage is positive),
the current o u tp u t decreases rather th an increases. Then the device looks like a
negative resistance device, and can be used to create a microwave signal. B ut
since it is hard to get an ideal uniform field in practice, the TED diode norm ally
does not operate in this mode.

1.2.2 A ccum ulation Layer Mode
F or a TED under operation, various space-charge layers m ay be formed in
the device, including accumulation layers or dipole layers. Form ation of a strong
space-charge is dependent on the condition th a t enough charge can be built up
w ithin the tran sit tim e of the electrons. For n-type GaAs, the TED w ith the
product of the channel doping density and the channel length larger than
IO12Cm-2 can have a dipole formed and grown to m aturity, otherwise the electron
dom ain will not have enough tim e to grow to m aturity and the device will exhibit
a different field distribution.
W hen the product of the channel doping density and the channel length is
less th a n IO12cm-2 , only an accumulation layer (a electron packet) can be
established. As an electron packet is generated in and drifts through the channel,
the field distribution splits into two parts, one p a rt w ith a higher field and
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another w ith a lower field, b u t the electron velocity of both sides is lowered as
dictated the velocity-field curved1) (see Fig. 1.6). Eventually the accum ulation
layer reaches the anode and disappears there. Thus the field a t cathode side rises
again, another accumulation layer is formed and the process repeats.

1.2.3 T ransit Time Dipole Layer Mode
If the doping-channel length product is greater th a n IO12cm- 2 , dipoles can
form and grow. This is called the transit-tim e dipole layer mode, and is generally
used for Gunn oscillators. If a field applied to the device is sufficiently large to
place the velocity-field curve in the region of negative differential m obility, a
polarized domain, or a dipole will form near the cathode due to the instability
inside the device (since it is in negative differential m obility region). This dipole
domain will cause a voltage drop and therefore lower the electric field inside the
device so th a t no second dipole will be generated. This charge domain will drift
through the channel and finally be collected a t the ohmic contact. So th e whole
operation sequence can be summarized as three steps: generation, d rift and
collection. Its frequency will depend on the tim e (tg) for the dipole to be
generated and the tim e (t,j) for the dipole to drift through the device, and
roughly can be estimated as
f = - i —. •
tg+ td
If there is not a resonant cavity connected w ith the Gunn diode, th e current
output of the oscillator is ju st a series of pulse spikes. Such spikes of electron
current are due to the nature of device operation and are not desirable for the
microwave generation. To avoid these spikes, the device length can be adjusted to
be the same as the electron domain w idth to "smooth" the current o u tp u t.
In real device operation, the Gunn diode is m ounted into a resonant cavity
w ith the resonance frequency which is the same as the Gunn diode’s oscillation
frequency. The resonant cavity can be selected as the fundam ental frequency of
the Gunn diode oscillation to "filter" out other high harm onic frequencies. B u t the
frequency tuning of a resonant cavity is done mechanically. Such mechanical
tuning limits the frequency tuning ability.

1.2,4 Quenched Dipole Layer Mode
W hen the reciprocal of the domain tran sit tim e across the channel is less
th an the frequency of the external applied voltage, the device is operating in the

quenched dipole layer mode. As th e charge domain is drifting along th e channel,
the applied voltage drops below the threshold voltage which is required to
m aintain the device in the regime of negative differential mobility. Therefore the
domain disperses due to m u tu al repulsion. The upper frequency lim it of this
operation mode is the reciprocal of the tim e required for a dom ain to form plus
the tim e required for it to disperse.

1.3 Limits of Existing Oscillators
Despite the diversity of all presently existing microwave semiconductor
oscillators, they all have certain common characteristics which lim it their
performance.
F irst the operation of conventional microwave oscillators can be considered
as consisting of three steps. The three steps are creation of charge packets,
propagation of charge packets through a portion of the device, and dispersion of
the charge packets. Such device operation requires a certain kind of transient
instability. Associated w ith this tran sien t nature of all conventional devices is the
noise generated by the packet form ation and dispersal process. Especially, the
IM PA TT oscillator suffers severe noise, because the mechanism used to create the
charge packet is avalanche m ultiplication. The situation in the TED oscillator is
better, b u t the noise figure is still about five times higher th a n th a t of the GaAs
M ESFET. The non-transient natu re of operation contributes to the low noise
figure of the GaAs M ESFET.
Secondly these conventional microwave oscillators are designed to operate as
negative resistive circuit elements w ith an external circuit or resonant cavity.
These devices will not oscillate if operated into a purely resistive;load. From the
view of a circuit, the device can be considered a negative conductance paralleled
w ith the positive conductance of a tuned circuit, generating the microwave signal
as a power source. Due to the strong interaction of the conventional microwave
source w ith the external circuit, the operating frequency is constrained by
resonant modes of the cavity, and the frequency tuning is consequently limited.
Another common characteristic shared by these devices is th a t all
conventional oscillators have only two term inals. Since there are only two
terminals, the electrostatics inside the device is one dimensional, and the electric
field is in the same direction as th e charge packet flux. By Poisson’s equation, it is
known th a t the field distribution inside the device is closely related to the doping
profile and the charge packets. On the other hand the instantaneous m agnitude of
the internal field is also closely coupled to the external applied voltage. Thus
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there is a strong interaction between the external circuit and the internal
condition w ithin the device. Such strong interaction will lim it th e flexibility of the
device.
As one of the consequences of the above m entioned characteristic, the
conventional oscillator can only support one charge packet inside the device. This
is because once the charge packet is created in the oscillator, the charge packet
will induce a voltage drop which reduces the electric field outside the charge
packet below the threshold for packet form ation. Combining the fact th a t only
one charge packet can exist a t one tim e and the mechanism of device operation,
the maxim um frequency is limited to th e inverse of th e sum of the charge packet
form ation tim e and the tran sit tim e for th e charge packet to cross the drift
region. In the TED oscillator, the form ation tim e is limited by the finite
scattering rates for intervalley transfer and energy relaxation in the central valley,
and the response tim e of the carrier distribution is around a few picoseconds. In
the IM PA TT oscillator, the form ation tim e is due to the avalanche delay time,
and it should be kept about the same as th e tran sit tim e to optimize the device
operation. So in all conventional oscillators, raising the operating frequency can
be only achieved by reducing the length of the drift region. B u t small devices
w ith sub-micron dimensions have severe difficulties in fabrication and tolerance.
Finally, no m atter w hat kind of device they are, the conventional oscillators
are always discrete. This implies th a t it is difficult to integrate them into one chip
by the planar integrated circuit processing technology ^ Presently microelectronics
is going to greater and greater integration of whole systems on one chip. As an
essential element in microwave equipm ent, the oscillator should obey the same
trend. B ut there is difficulty for the conventional oscillator to be integrated. As a
m atter of fact, due to such incom patibility of conventional oscillator w ith the
planar integrated circuit technology, more and more discrete oscillators are
replaced by the F E T circuit oscillators (transistors plus diodes plus MMIC chip).

1.4 Proposed Device
From the preceding discussion, it is clear th a t despite a large variety of
oscillators, all of the existing semiconductor microwave oscillators have certain
shortcomings due to characteristics which they share. In 1985, J.A. Cooper and
K.K. T hornber proposed a new solid state, broad band tunable, monolithic
microwave oscillator device^12) called the Contiguous Domain Oscillator (CDO).
Because of its unique design, this oscillator can avoid m any of the shortcomings
which are suffered by conventional oscillators.
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The structure of this novel oscillator is shown in Fig. 1.7. This structure is
very similar to the M odulation Doped Field Effect Transistor (M ODFET), so it is
called a M ODFET version contiguous dom ain oscillator. In F i g . 1.8 th e structure
looks like a M etal Semiconductor Field-Effect Transistor (M ESFET), so the
oscillator w ith such a structure is called a M ESFET version contiguous domain
oscillator. The difference of the M ODFET w ith the M OD FET version oscillator
and the M ESFET w ith the M ESFET version oscillator is th a t the gate is formed
by a thin resistive film w ith ohmic contacts established a t bo th ends. The gate
contact close to the source is denoted G l and the gate contact close to th e drain is
denoted G2.
From these pictures, it is clear th a t both M ODFET version and M ESFET
version oscillators are com patible w ith GaAs planar integration technology.
Especially for the M ESFET version oscillator, alm ost no additional processing
steps are needed for the oscillator to be merged w ith other active or passive
microwave components into integrated circuits.
A m ost significant difference between the proposed device and other
conventional devices is the device structure. Change of the device structure
changes the electrostatics inside the device. F or th e proposed device, th e image
charge of a generated electron dom ain in the channel resides on the resistive gate,
so almost all of the self-induced field is norm al to the d rift direction, and is
term inated by the image packet on the gate. Thus the self-induced field between
the generated domain and its images has very little effect on the tangential field
and will not cause significant voltage drop in the drift direction (so we call the
self-induced field "local"). In other words, there is no strong interaction between
the applied field and the self-induced field. Therefore th e self-induced voltage
across the domain in the channel can be greatly reduced or elim inated, the field
outside the generated dom ain can still be high enough to generate other domains,
and m ultiple dom ain generation becomes possible. Furtherm ore, once m ultiple
domains are generated, the oscillation frequency is not limited by the tim e of
charge packet form ation and transition through the device. Instead it is limited
by the w idth of packets. In contrast to this geometry, for a conventional
oscillator w ith two term inals geometry, the self-induced field due to drifting
charge packet and its image is parallel to the applied field, the tangential field
inside the device will be significantly altered by th e self-induced field, and only
one domain can be generated inside the device.
As will be discussed in C hapter Two, to provide a way to generate charge
packets, it is necessary to bias the device into the negative differential mobility
(aO region. Once the requirem ent of /u<r>DC is satisfied, th e charge packets will be
generated continuously near the source and be m aintained throughout the whole

drifting region (where a is th e mobile charge density per unit area, D is the
diffusion coefficient, and C is th e area capacitance between the mobile charge and
the resistive gate). Thus, the oscillation frequency is governed by the inherent,
steady state properties of the carriers themselves, and not by the dynamics of
form ation, transition and relaxation. Due to the nature of operation, the small
size Of tlie device is n ot a necessary condition anymore, and the requirement of
StdNmicrbn fabrication processes can be lifted.
Since the generation of charge packets in the contiguous domain oscillator is
in steady state, the noise figure should be comparable w ith the M ESFET
oscillator and much lower th a n either the IM PA TT oscillator or the TED
oscillator. This is an obvious advantage of the new oscillator.
Finally, quite different from other conventional oscillators, the contiguous
domain oscillator does not need any external resonant circuit; the device itself can
generate smooth oscillation current w ith a proper voltage biasing. This property
can greatly simplify the oscillator operation and allow the contiguous domain
oscillator to be tunable over a wide range of frequency (computer simulation
indicates it changes from 10 gigahertz to 100 gigahertz). More significantly, such
tunability is not done by a mechanical m ethod, b u t by an electrical m ethod, and
can be accomplished alm ost instantaneously.
From above the description, it is clear the invention of the contiguous
domain oscillator is really a breakthrough in the area of microwave oscillator
device. In this thesis, the theory and sim ulation results of the contiguous domain
oscillator will be reviewed in C hapter Two, the device fabrication will be
described in C hapter Three, the device characterization will be discussed in
C hapter Four, the experim ental results will be presented in C hapter Five, and
finally there is a conclusion as C hapter Six. A t the present stage, our project is
m ainly focused a t the existence dem onstration of the contiguous domain
oscillations, which includes frequency tunability, power output, etc.. Next step is
to optim ize the device design and make it more competitive with other sorts of
oscillators.
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Figure 1.8

T he ideal structure of the M ESFET version oscillator.

CHAPTER TWO
THEORY OF THE
CONTIGUOUS DOMAIN OSCILLATOR

The original idea of the Contiguohs Domain Oscillator can be traced back to
1981, when J A . Cooper, K.K. T hornber and D.F. Nelson of Bell Laboratories
proposed a way of analyzing a surface charge packet traversing a semiconductor
device ju st under the gate(12K In their analysis, only the effect of electrons drifting
was considered, and the effect of electron diffusion in the semiconductor was not
included. Based on this analysis and considering th e effect of electron diffusion it
was predicted th a t provided the differential m obility of semiconductor is negative,
the w idth of a transversing surface charge packets will contract instead of
expanding^13). W ith the innovation th a t contraction of a surface charge packet
under the gate will eventually lead to microwave oscillation in the semiconductor
device, a program was developed to sim ulate the m otion of surface electrons in
the semiconductor device. In this program the surface charge packets were
introduced by noise in the semiconductor a t th e beginning. W hen the electric field
in the device exceeds a certain threshold to place the sem iconductor m aterial into
the negative differential mobility region, the noise-introduced charge packets will
grow larger and larger instead of diminishing, and finally the charge packets
spread over the whole device and oscillation occurs^14). Such sim ilar results are
confirmed recently by Eric FossUm of Columbia University^15) .
The theory of the contiguous domain oscillation is reviewed in this chapter.
It is approached from three directions. The understanding of the behavior of
electron packets a t the semiconductor interface tells us why the device oscillates
and gives a criterion for the device oscillation. This criterion is widely used in the
device design. The m athem atical analysis o f the device electrostatics provides
further understanding and paves a way for com puter sim ulation. And finally
interesting and unique results come from the com puter sim ulation. Up to now the
com puter program is still the m ain source of inform ation on the device oscillation
properties.

2.1 Broadening and C ontracting of Charge Packets a t Semiconductor Interfaces
To begin the analysis of broadening and contracting of charge packets at
sem iconductor interfaces, first let us consider a charge packet shown in Fig.
2.i^1^ v Tb define the w idth of packet Wp, we let
Wp=OC2-X i,

(2.1)

Here the points X 1 and X 2 can be chosen a t any place, b u t for the purpose of
representing the behavior of the charge packets well, th e points X 2 and X 1 could
be taken a t half of the peak height. So the rate of the w idth change can be
expressed as
<7pWp=J2- J i,

'y

(2-2)

where O p is the charge density per u n it area a t point X 2 and X 1 , and J 2 and J 1 are
the currents a t points X 2 (the leading edge) and X 1 (the trailing edge). On the
other hand, a t any point the current can be w ritten as
(2.3)
where v is the drift velocity of each individual electron and D is the diffusion
Coefiicient of electrons, and both are functions of the tangential electric field E 1
and the norm al electric field E d. A t the interface between the semiconductor and
the barrier layer, the tangential field and the norm al field can be w ritten as(16V
E t (x ,t)= E ta( x ,t ) - C - 1^ ^ E n(x ,t)= E na(x,t)4

(2.4)

<^(x,t)

(2-5)

Here E ta (x,t) and E na (x,t) represent the applied fields due to the resistive gate, C
is the capacitance per u n it area of the high band gap layer (in the M ODFET
version oscillator, it is AlGaAs), and e is the perm ittivity of the semiconductor
m aterial GaAs. If v and D are expanded to first order in a Taylor series about E ta
and E na, the rate of w idth change can be w ritten as
W14- K r 1

-f(2e)"
SEt

-C T1<r:

dc^xfjt)

3o(x2,t)

<9E, + < V DH

3D f ^ X ! , t )
<9Et

dx

do(x2,t) x2
dx

)!

( 2. 6)

Here the drift velocity v and the diffusion coefficient D are evaluated a t the
tangential field E ta and the norm al field E na. In this expression, since the normal
fields a t the same height on the leading edge and the trailing edge are same, the

term s involving drift velocity v and partial derivative of v w ith respect to the
norm al field cancel each other out. To simplify this expression further, if the
diffusion coefficient varies slowly w ith respect to the tangential field or the charge
packet is sufficiently sym m etrical (

d<7i

do2

— —

OX

" r : N-;:

), the last term of EQ (2.6) can

OX

also be neglected, and EQ (2.6) becomes
•

,„-1

wp=(C

,

dai ^ )
dx

do(x2}t)
dx

fj,+op D )(---- ^ ----------- ^ — ),

(2.7);

where the jx is defined as an effective differential mobility and can be expressed as
+C(2e)

I m
<9En

It can be understood th a t the first term in EQ (2.7) represents the charge
packet expansion due to the electrons drifting under the influence of the selfinduced electric field of the packets, and the second term in EQ (2.7) represents
the charge packet expansion due to th e electron diffusion. While the second term
has no chance to be negative, which means it always causes the expansion of the
charge packet, the first term has the possibility to be negative, which means it
m ay cause the charge packet to contract instead of expanding, if the differential
m obility is negative (fx<.0). So w hether or not the charge packet a t the
semiconductor interface will contract or expand depends on which term will
dom inate if the differential m obility is negative.
Physically, such contraction of charge packets can be understood in the
following way. Because the tangential field on the leading edge of the charge
packet is larger th an the tangential field on the trailing edge of the charge packet,
and the semiconductor m aterial is in the negative differential resistance regime
(larger electric field causes less individual electron velocity), the drift Velocity of
the electrons on the trailing edge is larger th an the drift velocity of the electrons
on the leading edge. This will make the electron packets contract.
M athem atically, since /i< 0, if the absolute value of C-1 // is larger than the value
of O-P1D, the value of Wp is negative meaning th a t the w idth of charge packet will
decrease w ith time. From EQ (2.7), the condition for such electron packets
contracting is
ov ix>CD
which is stated in C hapter One.

(2.9)

2.2 Electrostatics in the Contiguous Domain Oscillator
F rom the above discussion, it is shown th a t if the mobility of th e electron is
negative there is a certain possibility th a t electron packets will contract instead of
broading. Once the electron packets contact rather th an broaden, any
p erturbation of the electron distribution in the channel will keep growing until it
reaches a steady state. Such growth of electron perturbation Cause spontaneous
electron Oscillations inside the device. In III-V compound semiconductor
m aterials such as GaAs, the differential mobility could be negative provided the
electric field in the GaAs m aterial exceeds a certain threshold. U nfortunately, due
to the nonlinear nature of the analysis, an analytical solution for microwave
oscillation is not possible. Present understanding of the contiguous domain
oscillator is mainly from the results of com puter simulation.

2.2.1 M ODFET Version — One Dimensional Electrostatics
The M ODFET version oscillator is a surface channel device and operates
under a partial depletion condition. The electrons are injected from the source
and traverse through the channel. Since it is a surface channel device, the electric
potential 4>m in the channel can be easily expressed as^17^
■•m' V 18 I-V0- V (2 '" ,.V „ + V 5 ),

( 2 . 10)

where
( 2 . 11 )

■T
<lNaesemi
~ C f ~

( 2 . 12)

Vg is the voltage applied on the gate, Na is the doping density of substrate, Vpg
is the flat band voltage, Qsig is the signal charge per area in channel, Csemi and
Cjnsu are the dielectric constants of semiconductor (normally GaAs) and insulator
layer (normally AlGaAs) between the gate and the channel respectively, and Cj is
the area capacitance and can be expressed as
C j=- d
.

"

•

•

where d is the thickness of the insulator.

I

^insu

(2.13)

2.2.2 M ESFET Version — Pseudo-Two Dimensional Electrostatics
Unlike the M ODFET version oscillator in which the carrier packets move
along the surface of the semiconductor GaAs, the M ESFET version oscillator
provides a channel beneath the surface to let the m ajority carrier packets move
along the channel. While the potential in the channel can be well expressed by
formulas if there is no signal carrier in the channel^18), there is no analytical
expression for the channel potential which involves the signal carriers. So the best
thing to do here is to simplify the situation and obtain an approxim ate
expression.
To approximate the electrostatics in the buried channel oscillator, it is
necessary to look a t the channel potential. W hen the channel is em pty and
depleted of electrons, the potential well is parabolic. As the electrons are filled
into the channel, the potential well will be raised and flattened out. Normally the
channel potential is a function of the gate voltage, the background doping
density, the signal charge density and its distribution. To simplify the analysis, it
is assumed th a t the electrons fill into the channel w ith a maximum density equal
to the doping density N^, while the width of the charge packet is taken as the
ratio of signal charge density to the channel doping density. The position of the
charge packet is determined by setting the channel potential depth to be
TtiiniTTnim. Fig. 2.2 shows the signal charge distribution. By this approxim ation a
set of differential equations can be set up for the potential in the channel.
For -d < x < 0 ,
(2.14)
F or 0<x,<xmi,
d2^__qN D
dx2

es

‘

(2.15)

For xml < x < x m2 j
(2.16)
F o r x m2 < x < t,
d ^ _ —qNp
dx2
For t< x < t+ p ,

(2.17)

23

dV

<iNA

(2.18)

where xm2 - Xml = — .
The solution of this set of differential equations is listed from (2.19) to (2.23)
and also draw n in Fig. 2.2.
For -d < x < 0 ,
<j>—V s + E ox(x+d).

(2.19)

For 0 < x < x ml,
(2.20)
where Smi and X1 are constants of integration to be determ ined by applying
boundary conditions. For xm l< x < x m2,
0=<&n2-

(2.21)

For xm2< x < t,
<lN D ,

.2

-(X-X3)2.

(2.22)

Again, $m3 and x3 are constants of integration to be determ ined by applying
boundary conditions.
And for t< x < t+ p ,
qNA
-(x—t —Xp)2.

<fr.

(2.23)

where xp is an integration constant.
There are eight unknown variables, Eox, <^m l, <pm2, 0m3, X1, X3, xp, and xm l.
The boundary conditions for the potential in the channel axe
<£(x==—d)= V g

(2-24)

^(x=0- )= ^(x = 0 + )

(2.25)

d<f> \
^
lo-

(2.26)

d(f> I
esI x ' r

(2.27)

i

■

..

dx lx"

&4

I

(2.28)

dx lx "a

(2.29)

2)=#42>
d<t> I

_d(f> I

dx lxnc

; ;

dx lxS*

(2.30)

.

(2.31)

dx

(2.32)

dx

0 (x = t+ x p)=O

(2.33)

Of these, the boundary conditions (2.24) and (2.33) are already used in
solving th e differential equations (2.14) to (2.18). So there are eight independent
boundary conditions to solve the eight variables. Therefore the m inim
potential in the channel <f>m can be expressed as
K = ( 1 + ^ - ) ( V ' g +V1+V 12- V v ,|+2V,2(V'g + V 'l) ),

(2.34)

where Na is the acceptor doping density of the substrate, Na is the donor doping
density of the channel, and
V 'g = V g -4> b ,

(2.35)

where the V q is th e applied voltage on the gate,
is the barrier height of the
Scbottky junction, and V71, and V72 can be expressed as
(2.36)
^ _ q N at ,z _

esemid . 2

(2.37)

1 /« « « , 1
where esem; and Cjnsu are the dielectric constants of the sem iconductor and
insulator layer respectively, d is the thickness of the insulator layer, and t' is
defined as
t '= t ~ ^ - ,

qNd ■

,

.

'--'V

(2.38)

where t is the thickness of the channel, QsJg is the to tal signal charge in the
potential well, and its position xm is located at

Qsig

xm

2 qNd

while Xnii and x m2 are

Xml

v

V
V

2 esemiNa^m

2 esemiN a 0 m

qNd(Na+ N d)

Qsii6

26semiNa^>m

qNd

qNd(Na+ N d)

Taking Na= O for a semi-insulating wafer, and d =
oscillator, these expressions can be further simplified as
A

^

(2.39)

qNd(Na+Nd)

^rl , qNd

Qsig

o+2£rai;(t W

2

1

0

for a M ESFET

(2.40)

and

\ Qsig
It is clear from the above equations th a t as more signal electrons e n ter the
channel, the closer the potential well is to the device surface and the lower th e
channel potential well will be. The charge distribution in the channel, the electric
field, and the channel potential for the M ESFET version oscillator are shown in
Fig. 2.3.
. 'V
Given channel doping density Nd, substrate doping density Na, channel
thickness t, and insulator thickness d as
Nd = 2 x 1 0' *15cm - 3 ,
I
N a = IxlO 14Cm- 3 ,
t = 5 [Mn,
... d = 0 .2 fim,
the charge and potential distribution in channel are calculated by the above
equations and are com pared w ith num erical results. The potential and signal
charge distribution obtained by this approxim ation are close to the results of
com puter Simulation^19! (Fig. 2.4 and Fig. 2.5 show the comparison of com puter
simulation results and our approxim ation results). Especially in the case of large
charge signals, the bottom of the channel potential well is flattened over a certain
region which is indicated by the sim ulation result. And this is also tru e for the
signal charge distribution, which has its m axim um lim it Nd and once its
maxim um limit is reached, the signal charges are spread out.

In this approxim ation, the position of the potential well does n o t form a
straight line in the channel if th e signal charges are not uniform in the channel.
Since the signal charges are expected to oscillate in the device, the signal charges
will not be uniform in the channel and so the position of the potential well will be
closer to the surface While the channel is full, and closer to substrate while the
channel is empty. Due to the fact th a t the position of th e potential well m inim um
is a t different depth in the channel, the m ovem ent of th e electrons in the channel
is not one dimensional anymore, b u t this approxim ation is not expected to give a
big error in sim ulation results.

2.3 Com puter Simulation
Once the potential of th e channel is known, the com puter sim ulation
becomes straightforw ard. The com puter program presently used is spatially one
dimensional. It can accurately describe one dimensional electron m ovem ent in th e
semiconductor, and such one dimensional electron m ovem ent is characteristic of
the M ODFET version oscillator, in which the electrons are confined in a one
dimensional quantum well which is formed by the heterojunction of AlGaAs and
GaAsJ20) In the M ESFET version oscillator, th e m ovem ent of electron packets is
two dimensional, so the program is modified for th e case of two dimensional
electrostatics (pseudo two dimensional), b u t the accuracy is still expected to be
quite good.
Given an initial carrier density, the potential of the channel can be
calculated by (2.9) or (2.34), the electric field in th e channel can be obtained as
E = -a ^ w ,

(2.42)

and the carrier flux F is calculated by the electron tran sp o rt equation
FW ^ ( x)v (E W )- D (E M )

(2.43)

where v(E(x)) and D(E(x)) are the drift velocity and diffusion coefficient of
electrons and are the function of the fiekJ21,22’23). The new charge distribution
after a small tim e interval A t can be expressed as
i W (x)=n(x)+(F (x—Ax)—F (x)) A t.

(2.44)

By such iteration to sim ulate the transient m otion of electron charges along
the channel w ith the com puter generated noise as the initial disturbance, the
electron distribution in the channel will finally have a form of oscillation after

several tens of picoseconds^24). The relationship between th e oscillation frequency
and the device param eters for bo th M ODFET and M ESFET version oscillator can
be dem onstrated in Fig. 2 .6 and Fig. 2.7^25). Interestingly the oscillation frequency
is about proportional to (nd)- 1 , where n is th e average background electron
density in the channel and d is the spacing between the charge distribution and
the resistive gate. This relationship allows us to control th e electron density in the
channel by adjusting the voltage drop between G l and th e source, and therefore
tune the device oscillation frequency electrically during operation. B u t the reason
for this linearity is not understood a t the present time.
For an oscillator device, its spacing d between the average carriers and gate
■ is

v V V V : : : ' V v V v ;; ■; ' - ' ■■■■

v

'■ - ' - u V - V

■
(2.45)

V / :V ' ;
Therefore the nd product can be w ritten as
n d —n (tch

^

),

(2.46)

and nd has a m axim um value when the channel is half full,
n==y N dt c]1.
Therefore
, ..
_ N dt ^
V^AJmax
^ ,

(2.47)

Based on sim ulation results, the operation frequency is linear to nd in the range
from 1 0 to 1 0 0 GHz. Therefore in this oscillation frequency range, the minim um
operation frequency which corresponds to (nd)max can be expressed as
frnin- (4xl017) ——jj—.
■*^d -eh

(2.48)

Figure 2.1

The charge packet in the channel of the contiguous domain
oscillator.
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2 .2

Electrostatics of the buried channel device by the approxim ation.
(a) The assumed charge distribution in a buried channel device. The
electron charges fill in the form of a rectangle, (b) The potential
versus depth.

Figure 2.3

Electrostatics of a M ESFET version oscillator, (a) The assumed
charge distribution of the M ESFET version oscillator, (b) The
electric field distribution, (c) The potential distribution. The
center location of the charge, xm, as well as the potential <j>m are
given in the text.
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The potential well for different electron concentrations in the buried
channel, fa) by a numerical calculation (with normalized units). The
channel depth is indicated by t. (b) by "rectangular" assumption.
The number of electrons in the channel is same as that of numerical
calculation. Here Lp is Debye length.
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The charge density for different electron concentrations in the
buried channel, (a) by a numerical calculation (with normalized
units). The channel depth is indicated by t and the maximum
charge density is indicated by Nd. (b) by "rectangular" assumption.
The number of electrons in the channel is same as that of numerical
calculation.

Figure 2.6

The relationship between the oscillation frequency and the device
param eter (nd ) - 1 for a M ODFET version oscillator.
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The relationship between the oscillation frequency and. the device
param eter (nd ) _1 for a M ESFET Version oscillator w ith different
doping densities.

CHAPTER THREE
FABRICATION OF THE MESFET VERSION OSCILLATOR

One of the im portant steps in this novel oscillator investigation project is the
device fabrication. It is necessary to successfully fabricate th e contiguous domain
Oscillator device which can supply the ideal (or a t least close to the ideal as much
as possible) electrostatic condition for the electrons in the device. It requires th a t
we employ various semiconductor process technologies, including optical
lithography, E-beam lithography, different kinds of wet etching, liftoff techniques,
ion im plantation, rapid therm al annealing, conventional furnace alloy annealing,
plasm a assisted chemical vapor deposition, sputtering, E-beam evaporation,
therm al evaporation, and even MBE growth. Since there are so m any different
technologies employed, a lot of operating param eters and d a ta need to be
obtained before a successful fabrication procedure can really start.
The whole sequence of the device fabrication contains eight masking levels,
each designed to make a special p attern in the process. The purpose of each
mask level is dem onstrated and explained in Fig. 3.1 to Fig. 3.6 (except th e first
and last one: the first level m ask is used for registration m ark etching and the last
level m ask is for passivation). A top view of the six masking levels is presented in
Fig. 3.7
Among the whole fabrication process, there are some m ajor steps which are
im portant and will affect the final yield of the device fabrication and th e
characteristics of the device. Those steps are:
(1) Channel im plantation (or MBE growth and mesa etching)
(2) Source and drain im plantation.
(3) Im plantation activation by rapid therm al annealing.
(4) Silicon nitride deposition by plasm a assisted CVD.
(5) Silicon nitride wet etch.
'■
(6 ) Ohmic contact (Au-Ge) deposition by E-beam or therm al evaporation.
(7) Ohmic contact alloy by furnace annealing.

(8 ) Resistive gate deposition by sputtering or therm al evaporation.
(O )M etalco h n ectio n d ep o sitio n b y th e rn iale v a p o ratio n .
E ach of the above steps in the process has its own problems and needs to be
dealt -with carefully. Since the final yield is th e p ro d u ct of each step’s yield and
should be kept fairly high, the technique in each fabrication step m ust be very
reliable and the yield of every step m ust be kept very high.

3.1 The Necessity of Using a R egistration Mask
The fabrication process starts w ith a quarter of a two inch sem i-insulating
GaAs w afer w ith (100) orientation. For th e M ESFET version oscillator the first
two steps are ion im plantation for channel and drain/source. Since the ion
im plantation step will not leave any visible m arks on the GaAs wafer, it is
necessary to etch the GaAs before the first step starts. F or the MBE process, since
the m esa etch is ju s t after the MBE growth and the registration m arks can be
etched ou t visibly on the wafer a t th e same step, no extra registration etch step is
necessary.
The registration etch and mesa etch can be perform ed by putting the wafer
into a solution of 485 D I :1 0 NH 4 0 H: 3 .4 H^O 2 by volume for 4 minutes. This will
give registration m arks which are clearly visible from th e microscope (around 0.7
pm ).
One of the consequences of having all masking levels align to the registration
level is th a t the m axim um m isalignm ent is always tw o alignm ent tolerances. O ur
present m ask aligner has an alignm ent of about I pm , so the to tal tolerance will
be 2 pm . Smaller tolerances would no doubt be good for the device
characteristics b u t would cause ex tra problems in device fabrication and even
fabrication failure.

3.2 Use of Photoresist for P attern in g
The photoresist is heavily used in the fabrication process for patterning. Due
to different fabrication steps, the role of the photoresist is different, so there are
different requirem ents on photoresist. F or the ion im plantation, the photoresist
acts likes a stopping m aterial for the im planted Si++, so the photoresist should be
thick enough. In the silicon nitride etching, the photoresist works as an etch
resistant layer, so it should stick well on the sample during the etching. And in

the ohmic contact, resistive gate, and m etal interconnection steps, the photoresist
should give a clean liftoff.
In the first two cases, the positive photoresist AZ 1350J-SF is spun on the
GaAs sample w ith 4400 r.p.m . for 40 seconds, yielding a photoresist layer of I jxm
thickness. Such photoresist film is thick enough for all purposes. Before the wafer
is exposed by a Kasper 1:1 contact printing m ask aligner, the photoresist has a 90
0 C softbake for 15 m inutes. This softbake step accomplishes several im portant
purposes, including
i) driving off solvent from spun-on photoresist, reducing its level in the
photoresist about 7-20%,
ii) improving the adhesion of the resist, so th a t it is better able to adhere to
sample during the developm ent step, and
In general, the more residual solvent, the higher the dissolution rate in
developer. Therefore, under-softbaked photoresists are readily attacked by the
developer in both the exposed and unexposed regions. This property makes it
appear th a t the photoresist possessed increased photosensitivity; However, since
the unexposed photoresist is also eroded to a greater degree, this apparent
advantage is obtained a t the cost of a thinner p atterned photoresist layer. This
can lead to higher pinhole concentrations, or decreased protection during etching.
On the other hand, there is also an upper limit to softbake tem peratures. T h a t is,
excessive softbaking causes some chemical reaction during the bake, rendering the
resist less photosensitive during exposure.
Following the exposure, the photoresist is developed by AZ developer 1:1
w ith DI w ater. The positive photoresist is developed by a chemical reaction,
postulated by Sus and Levine^26), where the carboxylic acid photoproduct is
neutralized by the alkaline developing solution. The reaction products are amines
or metallic salts, which are rapidly dissolved into the developer solution. Since
there are no such groups formed in the unexposed areas, they remain essentially
unaffected by the developer. Since the positive photoresist developer is an
aklaline solution diluted w ith a w ater, it has the advantage of requiring only a
w ater rinse, while negative developers are organic solvents, and m ust be rinsed in
other organic solvents.
The hardbake of photoresist a t 1 2 0 ° C for 2 0 minutes completes the
photoresist patterning. Again its purpose is to remove residual solvents, to
improve the adhesion, and to increase the etch resistance of the resist. In
addition, since hardbake often causes the resist to flow, this effect could be
utilized to reduce the incidence of pinholes or thin spots in the resist prior to
etching, or to modify the edge profile of the resist.

In the case of liftoff, the key to a successful process is to insure th a t a
distinct break exists between the substrate and the photoresist. This separation
allows the dissolving liquid (usually acetone) to reach and attack the photoresist
Iayeri a n d the deposited film on the top of the photoresist is free to be lift-off. In
our liftoff process the softbake tem perature is reduced to 70 ° C, and the
hardbake is skipped. Instead the wafer is soaked in xylene for 3 minutes before
developing. Such soak is believed to remove residual solvent and low-molecular
weight resin and thereby create a dense surface layer less susceptible to
developer’s attack. Therefore th e development of the soaked resist goes fast
below the hardened surface layer, and based on a previous report by Hatzakis^27),
such a procedure w ith xylene soaking will result in an overhanging "lip" (see Fig.
3.8), which is very helpful to the liftoff technique. Because of this "lip", the
evaporated m aterial does not cover the entire surface.
The liftoff technique has a m ajor application in the metals interconnections
patterning. Its advantages include the following:
i) Composite layers (e.g. Au-Ge-Ti-Ni) can be sequentially deposited and then
patterned by a single liftoff step, while in an etching process, m ultiple etch
steps are necessary.
ii) Residues which are hard to remove, such as Au or Cu, can be avoided,
since no etching step is utilized.
iii) The pattern ed film features can have sloped side walls, which makes them
more easily covered by subsequent films (good step coverage).

3.3 Ion Im plantation
Ion im plantation is a standard process a t Purdue University and also widely
used in GaAs processing. Ion im plantation has the advantages of
i) precise control of im plant dose and depth into substrate,
ii) small lateral distribution, and
iii) low tem perature process which is very im portant in GaAs process.
To form an n-type active layer for channel, drain, and source, doubly ionized
silicon Si++ is im planted into the GaAs wafer w ith a seven degree tilt angle to
avoid the channeling effect^28). The depth of the active channel is controlled by
the ion im plantation acceleration voltage^29), and the carrier density in the
channel can be controlled by the im plantation dose provided the depth of the
active layer is known. A ctually the doping profile of implants in the GaAs
substrate is not uniform b u t rather a Gaussian distribution^30), so a second or
even a th ird silicon im plantation m ust be performed w ith less acceleration voltage

and less dose to retain the carrier concentration towards the surface.
There is a com puter program a t Purdue University which computes im plant
doping profile, versus depth in GaAs if ion im plant dose, im plant species, and
acceleration voltage are given. Fig. 3.9 shows a doping profile for the channel
form ation. Assuming the activation efficiency as 42% a t th a t specific doping
density (activation efficiency is a strong function of doping density) this im plant
produces a doping density of 2 x l 0 17 cm- 3 .
To design the carrier concentration in the active channel layer, there are
some trade-off problems which should be considered. First, for the purpose of easy
device testing, th e operation frequency should be as low as possible. Since the
operation frequency is inversely proportional to (nd), a large product of carrier
concentration in channel and the channel thickness is required. B u t any
increm ent of either carrier concentration or depth of channel is limited by a
practical consideration. Given the channel doping, the thickness of channel should
be small enough to insure the channel can be totally depleted (pinched off). B ut
the drain and the source should not be pinched off or significantly depleted while
th e channel is pinched off, because a, significant depletion of the drain will raise
the. drain resistance, which in tu rn will increase the ac, current shunting between
the gate and the drain, while a to tal pinch-off of the source will give no electrons
injected into the channel, therefore there will be no oscillation in the device. So it
is im portant to keep the drain doping a t least three times higher th a n the channel
doping, guaranteeing the drain will not be significantly depleted while the channel
is totally depleted. However, to draw the current from the channel to the drain,
there should be a biasing voltage between the gate and the drain which should be
equal to or greater than the potential depth of the em pty channel. This biasing
voltage between the gate and the drain and the requirement of higher doping in
drain lim it the maximum of channel doping, because if the channel doping is too
high, the biasing voltage will be large enough to destroy the G 2 -drain or G lsource junctions due to the breakdown mechanism. Therefore the operation
frequency has a tower limit. In the devices we have built, the different doping
density and thickness of channel are listed in Table (3.1), which gives the
corresponding operation frequencies.

3.4 A ctivation of Im plants

3.4.1 The Purpose of th e Activation
A fter the ion im plantation, the next step is activation. T he reason to use the
activation is th a t moat implanted silicon ions are not in substitutional sites b u t
rather interstitial sites, so a therm al step is necessary to give enough activation
energy to the silicon atoms to let them move into the right place. A nother reason
to use the activation is th a t the crystalline state of the GaAs w afer surface is
usually damaged during the ion im plantation process, and a therm al activation of
the GaAs wafer will help it to recover from the amorphous state to th e crystalline
stated31).

3.4.2 R apid Therm al Annealing
One of problems in GaAs annealing technology is th a t a t high tem perature
the As atoms of the GaAs sample tend to evaporate, leaving extra Ga atom s on
the GaAs surface^32). Such an effect is not desirable in device fabrication processes
and there are m any different techniques to prevent it, such as capped furnace
annealingf33), As pressured annealing^34), and rapid therm al annealing^35). Based
on the facility available in Purdue University, the rapid therm al annealing is
adopted for the post-im planted annealing.
The rapid therm al annealer is a quad elliptical infrared rad ian t heating
chamber, model E4, made by Energy Systems Division of Research Inc. In rapid
therm al annealing, the GaAs wafer is uncapped and is placed on a 2 " silicon wafer
which is a heat sink. The center line of the silicon wafer lies a t the common focus
of four elliptical reflectors, and each reflector has a 2 kW arc lam p a t the other
focus. The tem perature is m onitored by a thermocouple contacted w ith the silicon
wafer. The whole system is controlled w ith a M icristar program m able controller,
model 828 made by Research Inc.
Based on the calibration of activation rate accomplished before^36), the
activation percentage is a weak function of annealing tem perature if the
tem perature is above 900 * C, b u t a strong function of the doping density, as
shown in Fig. 3.10. Considering the doping density in our device channel, th e
annealing tem perature chosen for our process is 920 ° C for 5 seconds. Those
annealing condition are expected to give a 50% percent activation rate. Before th e
920
C therm al anneal, the GaAs wafer is heated a t 450 0 C for 1 0 seconds to
prevent a therm al shock (see Fig. 3.11 for tem perature profile). The annealing
procedure is performed in a nitrogen atm osphere w ith a flow rate of 1 2 seem.

3.4.3 Narrow Strip Region of Effective Annealing
O ne of A e problems discovered during the device processing is th a t only a
narrow strip region along the centerline of the annealing cham ber can be well
activated (about 6 mm width). This problem is n o t very serious in MBE grow th
samples and calibration samples, because in both cases the samples are relatively
small, and the activation rate is p retty high and uniform if the sample is p u t
along the centerline. B u t for the large samples like the ones we have fabricated,
only a narrow strip along the middle of the sample can be properly activated,
which will greatly reduce the final yield. To eliminate this problem, the sam ple is
given several flash anneals while the effective zone is moved across th e whole
sample. From the final distribution of dc working devices on the sample (see Fig.
3.12), it is clear th a t this m ethod works well.
There is an alternative way which can eliminate the narrow strip activation.
T h a t is putting a silicon or GaAs guard ring (by considering the therm al m atch
the GaAs ring is more desirable) around the GaAs wafer. Such a surrounding ring
can keep the heat from flowing out, and therefore the tem perature inside the ring
will be more uniform and the activation region will not be constrained to the
centerline^37). This m ethod is not pursued further since the m ultiflash anneal
works quite well

3.4.4 Cleaning the W afer before Annealing
Surface contam inants residing on the wafer surface (or trapped in a surface
oxide) can diffuse into the GaAs sample and affect device electrical characteristics.
Therefore a cleaning procedure is necessary before rapid therm al annealing. In
our fabrication, the cleaning procedure is perform ed as follows:
TC A (Trichloroethane) — Bring to Boil
TCA (Trichloroethane) — Bring to Boil
Acetone Rinse ' ■
M ethanolR inse
DI W ater Rinse and Blow Dry
HCl Dip for 1 0 seconds
DI W ater Rinse and Blow Dry
The first five steps are used to remove any particulates on the wafer surface such
as quartz dust, atmospheric dust, and particles originating from personnel and
processing equipment (like Mn picked up in the im plant machine). The HCl
etches native oxide from the surface of the wafer b u t does not etch into th e
underlying GaAs. Since the im planted junction depth is well m aintained during
etching, this cleaning procedure works well in our experiments.

3.5 Silicon Nitride Deposition and Silicon Nitride Etch

3.5.1 Purpose of Silicon N itride Film
The gate forms a reverse biased Schottky diode to the channel and th e drain
or the source. For the channel-gate Schottky diode, th e planar breakdown voltage
is around 1 0 volts, which is considered safe. B u t the drain is heavily doped, and if
the silicon nitride layer is not used, its planar breakdow n voltage is expected to be
only 5 volts. Considering the gate edge effect, th e breakdow n voltage between the
gate and drain/source will be further reduced. Com pared w ith th e 3 volts of
operating bias, there is n ot much safety m argin left. Therefore a th in layer of
silicon nitride under the gate is necessary to raise th e breakdow n voltage between
the gate and drain or source.
If the silicon nitride is p u t under th e entire gate to raise th e breakdow n
voltage, there are two disadvantages which will be introduced into device
operation. The first disadvantage is th a t it will introduce undesirable hysteresis
in the I-V curves due to slow trapping a t th e interface of silicon nitride and GaAs.
A second disadvantage is th a t the silicon nitride m ay cause inversion layer
form ation under the gate before th e channel can be pinched off (a necessary
condition for the device working). To avoid th e tw o disadvantages the silicon
nitride between the gate and the channel is removed, only leaving a rectangular
ring of silicon nitride between the gate edge and th e drain. This rectangular ring
between the gate and drain/source will not raise the planar breakdown voltage,
due to the fact th a t there is still direct contact between the drain/source to the
gate, b ut can reduce the gate edge effect by reducing field enhancem ent a t the
gate edge. A t the same tim e, since there is no silicon nitride between the gate
and channel, the hysteresis in the I-V curyes due to slow trapping a t silicon
nitride and GaAs interface can be elim inated.

3.5.2 Silicon Nitride Deposition
There are two techniques used for depositing silicon nitride. One is high
tem perature (700 * C to 800 0 C), b u t low pressure CVD. The second m ethod is
plasm a assisted CVD a t a tem perature of 2 0 0 0 C to 350 0 C. The PACVD
deposited silicon nitride tends to be non stoichiom etric and contains substantial
quantities of atomic H. F or this reason it is sometimes chemically represented as
SixNyH2,. For simplicity, it is still represented as SiN here. To deposit the silicon
nitride at Purdue University, we use a Technics PE-IIA plasm a system w ith a
PD-IIB deposition unit. The overall deposition reaction is w ritten as

SiH4 H-NH3- ---- ^Si3 N 4 H-H2
while the substrate tem perature is

200 0

C to 350

0

C,

Different operating param eters such as flow rate of silane and am m onia,
cham ber pressure, R P power, and platen tem perature will affect the composition
of silicon nitride which in tu rn will change the quality of the silicon nitride and
the deposition rate. By comparing the various m erits of the film such as
breakdown voltage, relative dielectric constant, and film resistivity under different
silicon nitride film deposition conditions^38) (shown in Table 3.2), th e following
deposition param eters were chosen:
Flow rate of sila n e — 60 seem.
Flow rate of ammonia — 2 0 seem.
R F power — 50 W.
C ham ber pressure — 430 m T orr.
P laten tem perature — 225 0 C.
Deposition tim e — 10 m inutes.
Thickness of SiN film — 80 nm.
Such operating param eters m ay not be optim um , b u t they raise the
breakdown voltage between the gate and the drain from 2 volts w ithout a silicon
nitride film to 5 volts w ith an 80 nm silicon nitride film.
For good adhesion between the deposited silicon nitride film and the GaAs,
the GaAs sample should be cleaned before it is p u t into the deposition chamber.
The cleaning m ethod is the same as th a t for the rapid therm al annealing and will
be not repeated here.

3.5.3 Silicon N itride W et Etching
The silicon nitride p attern is etched using buffered HF. A t first, th e ratio of
DI w a ter and buffered HF was set a t 40:1, and the etch tim e was 1 0 m inutes for a
thickness of 800 A . U nfortunately some yield problems occurred a t this step,
because a large deviation of the etching uniform ity causes a n overetch of some
regions on the wafer before other region have been clearly etched. Due to this, the
ratio of DI w ater and buffered HF was reduced to 15:1 on the second try, and it
relieved this problem to a large degree. The etching tim e for a silicon nitride film
w ith the same thickness decreased from 10 m inutes to 4 m inutes. One thing w orth
mentioning here about the etching process is th a t the etch solution should be
replaced after each wafer’s etch. This is because after each etching there is a
significant change in the ratio of DI w ater and buffered HF, resulting in a longer
etching tim e for later wafers, and such change of etching tim e is unpredictable.
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More w ork needs to be done in order to further improve th e quality of silicon
nitride p atterning by wet etch. B u t by testing the final device, we found th a t
m ost DC w orking oscillators have a significant increase (from 2 volts to 5 volts) in
breakdown voltage between th e gate and the drain. This increm ent is high
enough to extract electrons from channel to drain w ithout dam aging the diode
between drain and G2.

3.5.4 Silicon N itride D ry Etching
A nother option of etching silicon nitride is CF 4 plasm a etching (in the same
system: for SiN deposition). The plasm a etching process is not as simple as wet
etching, b u t it has its own advantages:
i) good uniform ity compared w ith w et etch,
ii) more controllable process d a ta (such as etching rate), and
iii) a clean-cut profile.
Like the CVD plasm a assisted deposition, different operating param eters such
as flow rate of C F4, cham ber pressure, and R F power will have effect on the
etching ra te (higher CF 4 flow rate, cham ber pressure and R F power will etch the
SiN film faster). Since the etching rate is th e m ain concern in th e experiment, the
R F power is adjusted for an acceptable etching rate w ith the flow rate of CF 4 and
the cham ber pressure set a t 60 seem and 400 m T orr respectively. After
comparing three different experim ental results (shown in Table 3.3), the etching
param eter is finally chosen as,
Flow rate of C F 4 — 60 seem
Cham ber pressure — 400 m T orr
R F P o w e r— 40 W
and the etching tim e is around 3 m inutes for a layer of SiN w ith thickness of 2 0 0
.:;nmr:.:
.. .
■■
■■■

3.6 Ohmic C ontact Deposition and Alloy Annealing

3.6.1 Ohmic C ontact Deposition
Unlike silicon, GaAs will form a Schottky barrier w ith alm ost any m etal and
a lot of work has been done to find a reliable, low resistance ohmic contact
between GaAs and m etal. In our fabrication, the ohmic contact is formed by
evaporation of Au-Ge pellets (8 8 % Au and 1 2 % Ge) onto the GaAs wafer w ith a
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pre-defined photoresist layer on t i e top,, followed by a liftoff. Three Au-Ge
pellets will yield about 1 2 0 0 A thick film on th e wafer, which is thick enough for
ohmie contact.
The Au-Ge film is deposited in an NRC therm al evaporation system using a
boat to hold the Au-Ge pellets. The disadvantage of this m ethod is th a t the
thickness of the deposited film can not be controlled accurately. Furtherm ore, the
NRC therm al evaporation system is a m ultiple purpose system, and various
m aterials are evaporated inside the cham ber, so contam ination during Au-Ge
evaporation m ay reduce the quality of the deposited film causing high contact
resistance and poor adhesion between the film and substrate.
One way to improve the ohmic contact quality is to deposit the Au-Ge film
by electron-beam evaporation. The E-beam evaporation system operated in our
fabrication is made by V arian Associates and is specifically used for Au-Ge-Ni-Ti
deposition. Furtherm ore, unlike the therm al evaporation, only the small center
region of the evaporated m aterials will be heated by the electron beam and
evaporated. The container can still be kept quite cool during evaporation. This
type of evaporation can further reduce the contam ination and as a consequence
the qualities (contact resistance and the adhesion) of the ohmic contact are
improved.
A nother advantage of the V arian electron-beam evaporator is th a t there is a
thickness m onitor inside the deposition cham ber. The thickness of deposited film
can be actually measured during the deposition process.
An im portant step before the Au-Ge evaporation is th a t the GaAs sample
should be cleaned by a solution of 40 DI :1 NH 4 OH for 40 seconds. The purpose of
the predeposition etch is to remove certain native oxides from the GaAs sample
(mostly ASO2 ). Removal of these residues will be helpful for obtaining a high
quality ohmic contact.

3.6.2 Ohmic C ontact Alloy
For the best results, the Au-Ge deposited GaAs sample should have an alloy
annealing ju st after the deposition. It is believed th a t a long interval between the
deposition and the alloy will degrade the quality of th e ohmic contact due to
oxide form ation a t the surface of GaAs. The chemical reaction mechanism
occurring during the annealing of the contact is very complicated and not totally
understood yet. As a general knowledge, the A u /G e eutectic system forms an
ohmic contact by causing GaAs surface to become heavily doped or amorphous.
In the case of the GaAs becoming heavily doped, electrons can "tunnel" through

the Schottky barrier, and the junction is not rectifying anymore, b u t becomes
ohmic. ViThen the surface of the GaAs becomes amorphous, there will not be a
Schottky barrier a t the interface of GaAs and m etal, and the contact becomes
ohmic.
If there is no Ni in the ohmic contact, the gold will nucleate during annealing
a t the surface, which is quite different from the mirror-like surface before
annealing. Also, such nucleation a t th e GaAs surface can be used to judge
w hether the AuGe has been sufficiently heated or not. Adding Ni into the ohmic
contact can reduce such gold nucleation. This is because M is believed to lower
the surface free energy of the m olten m etal alloy and therefore enhance the
spread of m olten Au on the surface. Also, Ni is believed to be a fast diffuser into
GaAs. This can enhance the doping in GaAs and lower contact resistance.
Based on Callegri39, the alloy tem perature should be set between 400 ° C to
500 ° C. If the tem perature is higher th an 650 ° C, the form ation of m etal
globules on the surface and form ation of a AuGe interm etallic compound will lead
to a high contact resistance and excessive strain a t the contact region40. In our
alloy annealing procedure the param eters are set as
T em perature — 450 ° C
Time — 4 min
Such annealing param eters give us a satisfactory ohmic contact (see Fig. 3.13)
The GaAs sample is placed on a quartz stage during annealing and the
atm osphere is flowing nitrogen. The quartz stage should stay inside the furnace
until the sample is loaded. If the stage resides a t the edge of the furnace or
outside the furnace, the stage will cool, and heating the stage up to alloying
tem perature takes time. Such slow heating will reduce the real annealing tim e for
the GaAs sample or even prevent the sample from reaching the desired annealing
tem perature.

3.7 Resistive G ate Deposition:

3.7.1 NiCr Film as Resistive G ate
Due to the operation natu re of the M ESFET version oscillation, a high
electric field has to be established through the resistive gate to make the oscillator
work, and therefore a large am ount of power will dissipate in the gate. According
to the simple circuit theory, th e dissipated power on the gate is inversely
proportional to the sheet resistance of the gate. Therefore the higher the sheet

resistance of, the gate is, the lower the dissipating, power will- be. F pr CW
operation,, the* sheet resistance of gate should be at least a few ten IcO (detailed
derivation will be shown in C hapter Four).
The present technology used in the resistive gate fabrication is to deposit a
thin- m etal film made of nichrome (NiCr)., Based on previous research, a resistive
gatn w ith 5 0 0 , A thickness and 300' O sheet resistance can be built w ithout too
m uch difficulty^40)-., The thickness, of the gatn is satisfactorily uniform, and the
aging effect th a t sometime, occurs on other films does not effect the NiCr film. The
liftoff step, is very reliable since the film, is very thin.
Obviously such low resistivity is not qualified for CW operation, b u t by
pulsing the bias a t low duty cycle an d keeping the pulse w idth short,, the average
power dissipation in the gate could be kept a t an acceptable level and th e device
will not. be burned out during operation. Any attem p t to further raise the sheet
resistance by reducing the: thickness of the NiCr film would lead to an increased
failure-rate, due to nonuniform ity in film, thickness.

3.7.2: Cermet Film as Resistive Gate
A nother choice of m aterial for the resistive gate is ceramic-metal (cermet),
which is composed o f SiO (50%) and Cr (50%) and can be co-sputtered onto th e
GaAs wafer^41). Similar to the plasm a assisted CYD, the sputtering technique is
widely used in device fabrication. Compared w ith other deposition techniques,
sputtering has the following advantages
i) Sputtering can be accomplished by a large area target, therefore the
deposited film will have a good uniform ity over a large area.
ii) The qualities of deposition such as film thickness, alloy composition, stey
coverage, and grain structure can be controlled by process, param eters like
power* pressure, bias, and substrate, tem perature.
In our fabrication process, the sputtering system is made by M aterial Research
Company, Model 8620. The process param eters are chosen as
Pow er — 280 W (1.5 W /cm 2)
Argon flow rate — 38 seem
Pressure — 7xl0 ~ 3 T orr
Substrate tem perature— room tem perature
Growth rate— 7 nm /m in.
where the power and pressure are decided based upon the experimental results of
the
Microelectronics Research
& Development Center
a t Rockwell
International^42) The argon atmosphere and no. heating of the substrate are widely

employed in the cermet deposition.
Under such process conditions, a cerm et film w ith sheet resistance of 565 kO
can be achieved a t a thickness of 3600 A , and 265 kO can be achieved a t a
thickness of 8000 A . This gives a resistance which is high enough to have the
device operate properly. Furtherm ore, th e resistance of th e cerm et film can be
lowered by post-deposition annealing a t tem peratures from 2 0 0 0 C to 400 °
C^43) or can be raised by leaking oxygen into the cham ber during sputtering^44).
Since the sheet resistance of the deposited film is the m ain concern in this
step, only the film thickness and sheet resistance are measured after sputtering.
The film thickness is measured by the Tencor A lpha Step profilemeter, and the
sheet resistance is measured by a four probes measurement.
To pattern the resistive gate, either etching or liftoff can be used. One
possible etch solution is buffered HF. The chemical reaction during th e etching
process can be w ritten as
SiO +H F-------►SiF+HgO
U nfortunately buffered HF etches the silicon nitride too. F o r the M ODFET
version oscillator, the etching m ethod will n o t cause too m uch problem s because
the bandgap of AlGaAs is large enough to prevent breakdown and the silicon
nitride film m ay not be necessary. B ut for the M ESFET Version oscillator, the
silicon nitride film is im portant and the liftoff technique for resistive gate p attern
forming will be necessary. In the liftoff technique, it is im portant to make sure
th a t the pre-patterned photoresist will not be damaged by the plasm a in the
sputtering system and the heat of the platen. A feasible way to do this is by
removing the substrate from the plasm a region and cooling the substrate during
the sputtering process.

3 .8

Metal Connection

A luminum m etal deposition and liftoff patterning is our last step in
fabrication. Since it does not make any functional p a rt of the device, this step is
considered routine work. However there are some concerns in the fabrication
process. F irst the alum inum should be thick enough; if it is less th a n 1000 A it
could cause trouble in later bonding. If it is too thick, it m ay leave the alum inum
"stringers" on the sample surface. Such "stringers" will short the different
term inals of oscillator and lower the yield.

49
3.9 IT T Fabrication Technology
T te IT T Gallium Arsenide Technology Center in Roanoke, VA, had
JxiiO CeSsed one batch of the CDO device. Their fabrication technology is quite
similar to ours b ut w ith a few exceptions.

3.9.1 Im plant A ctivation
One of the difference is th a t there is a 35 nm PECVD SiON ion im plant cap
deposition in the IT T process. This ion im plant cap layer serves two purposes.
F irst it minimizes the channeling effect during the ion im plantation. Secondly it is
used as a cap layer for the furnace ion im plantation activation. Since the furnace
activation is used during the process, the activation uniform ity becomes very
good, and activation rate is also controllable. The furnace annealing is done as
follows,
Tem perature — 810 C
Time — 2 0 min.
A fter anneal, the SiON layer cap is removed by 5% HF solution for 15 minutes.

3.9.2 WSiN Gate
A second difference between the Purdue process and the IT T process is th a t
IT T uses WSiN as a resistive gate m aterial rather th a n NiCr or cerm et. The
W SiN is deposited by sputtering, which results in a sheet resistance around 26 k fl
per square for a film thickness of HO nm. The process param eters are
Power — 1500 W,
P ressu re — 1 0 m Torr,
Time — 65 min.
The resistive gate is patterned by liftoff.

3.9.3 Channel Doping Density
The principle of channel doping density designing is the same as th a t stated
in Section 3.3. For the purpose of seeing the relationship of frequency versus the
channel doping density and channel depth, various doping densities and channel
depths are designed (see Table 3.4). W ith these different doping densities and
channel depths, some oscillators will give oscillation signals, while some devices
are sub-critically doped and ju st show negative differential resistance.

3.10 Layout
Fig. 3.14 to Fig. 3.16 shows three different die layouts fabricated a t P urdue
University. In the die layout, h o t only oscillator devices, b u t also some test
patterns are designed such as resistive gate test, M ISFET test, channel resistance
test and source/drain resistance test. Such test p a tte rn can be used to m onitor
each process step and tell w hether th e oscillator device operates as designed.
The die shown in the Fig. 3.16 has a fan shaped p a tte rn which is used to
lead the microwave signal ou t of the chip to a m icrostrip line. This p attern is
basicly an alum inum m etal on the semi-insulating GaAs and therefore can be
coxisidered as an on-chip m icrostrip line. The fan shaped p a tte rn can gradually
change the impedance of the on-chip m icrostrip line and m atch it to the
impedance of an off-chip m icrostrip line, minimizing any reflection due to the
impedance mismatch.
Fig. 3.17 shows the die layout fabricated in IT T . Since a t th a t tim e it is
decided to use the antenna to excite the microwave signal into the waveguide, the
fan shape metallization is not p u t into the die layout anymore. Instead there a re
resistive gate test, channel resistance test, and drain/source resistance test on the
die layout. The channel dimensions of oscillator devices fabricated a t IT T are
(width by length, unit is jum)
20x50, 2 0 x 2 0 , 2 0 x 1 0 , 10x50, 1 0 x 2 0 , 1 0 x 1 0 (from left to right, upper row),
200x20, 200x10, 400x20 (from left to right, second upper row),
200x20, 200x50, 400x50 (from left to right, th ird upper row),
20x50, 20x20, 20x10, 10x50, 10x20, 10x10 (from left to right, bottom row),
and the gate is 1 0 jian longer and 2 0 /xm wider th a n the channel (including both
edges for length and width).
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Figure 3.1

Cross section of the oscillator device with the channel ion
implantation/MBE growth step completed. The depth of the
channel is around 150 Mn and the channel doping density changes
from SxlO16Cm-3 to 2 x l0 17cm-3 . (a) is for MBE growth of the
channel layer and (b) is for ion implantation.
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Figure 3.2

Cross section of the oscillator device with the source/drain region
ion implantation step completed. The depth of source/drain is 200
nm and doping density is around 5xKT17cm3. (a) is for MBE
growth of the channel layer and (b) is for ion implantation.
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Figure 3.3

>)

Cross section of the oscillator device with the silicon, nitride layer
formation step completed. The main purpose of the silicon nitride is
to raise the breakdown voltage by reducing the edge effect. The
thickness of the silicon nitride layer is around 80 nm. (a) is for MBE
growth of the channel layer and (b) is for ion implantation.
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Figure 3.4

Cross section of the oscillator device w ith the ohmic contact
form ation step completed. The ohmic contact is formed by a Au-Ge
deposition w ith thickness 1 2 0 nm and followed by a 450 0 C
furnace anneal for 4 minutes, (a) is for MBE growth of the channel
layer and (b) is for ion im plantation.
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Figure 3.5

)

Cross section of the oscillator device with the resistive gate lift-off
step completed. The resistive gate can be formed by either
evaporation {for NiCr) or sputtering (for cermet). Ceripet gives
higher sheet resistance, (a) is for MBE growth of the channel layer
and (b) is for ion im plantation.
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Figure

3 .6

Gross section of the oscillator device w ith the Al m etallization step
completed. The thickness of the m etal is around 0.5 /im. (a) is for
MBE growth of the channel layer and (b) is for ion im plantation.
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Top view of each m ask level.
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Figure 3.8

Photograph of the "lip" which is helpful for th e lift-off. Due to this
overhanging "lip" the entire surface of the wafer will no t he covered
by evaporated m aterial and the lift-off can be easily achieved^27).
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Figure 3.9

The doping profile versus the channel depth for the doubly ionized
Si im plants in GaAs. Such doping profile is com puted by a P u rd u e
program which is translated from C language to F o rtran by R .E.
Beaty.

SxlO 17Cm

3.2X101 cm'

Aaneal Temperature (* CxlO )
Figure 3.10

Activation efficiency for GaAs w ith doubly ionized silicon implants.
The doping density is considered here as a param eter. Annealing
tim e is 5 seconds in nitrogen atm osphere'36' .
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T im e

Figure 3.11

(secon d s)

The tem perature profile for the rapid therm al anne.
C tem perature stage is used to avoid therm al shock'
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Figure 3.12

The distribution of DC working devices. The dimension of this chip
is about 2 cm by I cm;
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Figure 3.13

Typical experimentally measured I-V curve for an ohmic contact.
The ohmic contact is obtained by 450 ° C furnace annealing for 4
minutes.

Figure 3.14

One of the die layouts which are fabricated a t Purdue-U niversity.
There are three devices on this die, and their dimensions are
indicated on the layout.

R e s . Gat e Te s t

IyI ISFET

X 20

Figure 3.15

An alternate die layout. There are two devices on this die w ith
other test patterns such as resistive gate test, M ISFET test, channel
resistance test, and source/drain resistance test.

OxSOu

Figure 3.16

10 X 30

Last layout p attern which is fabricated a t P u rd u e University. The
triangle shaped m etalization is utilized to lead the microwave signal
out of the chip to a m icrostrip waveguide.

Figure 3.17

The layout p attern which is fabricated a t IT T . There are gate
resistance test p attern , channel resistance test pattern , and
drain/source resistance test p attern on the die.
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Table 3.1
The different doping densities and thicknesses
of the channel and the expected operation frequencies

B atch #

Channel Doping

C hannel D epth

cm

fan.

YYl

2x10*

0.2

YY2

IxlO 17

0.2

F requency
GHz
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Im portant param eters of SiN film.
The breakdown field is considered as the most im portant param eter.
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Table 3.3
The effect of power on the etching rate of SiN,
T he cham ber pressure and C F4 flow ra te are fixed
a t 400 m T and 60 seem respectively. The etching tim e is 3 min

Run #
■;■ ; '■

I "
Results:

RF Power

C ham ber Pressure

; w

75

::

C F 4 Flow R ate

MiTorr

seem

.

60

400

A bout 200 nrn thick SiN is etched away before the run
finishes.

2
Results:

3
Results:

40

400

60

A bout 200 nm thick SiN is etched away a t the end of run.

20

400

60

A bout 75 nm thick SiN is etched away a t end of run.
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Table 3.4
T he different doping densities and thicknesses
of the channel for devices fabricated by IT T

B atch #

Channel Doping

Channel D epth

cm-3

im

C D O -1—I

IxlO 17

0.20

C D O -1 -2

2 x l0 17

0.20

C D O -1 -3

4 x l0 17

0.20

C D O -1 -4

IxlO 17

0.15

C D O -1 -5

2xl017

0.15

C D O -1 -6

4 x l0 17

0.15

GHAPTBR FOUE
CONSIDERATION FOR MICROWAVE CHARACTERIZATION

The final phase of this project is the device characterization — millim eter
wave testing from IC chips. Unlike the device fabrication which is well understood
a t the present time, the microwave characterization is not well understood,
especially due to the uniqueness of this device. F u rth er, problems such as device
mounting, wire bonding, and the uncertainty of operation frequency give extra
difficulties in the device characterization.
The discussion in this chapter about the microwave characterization can be
divided into five parts. The first is the heat flow problem. The device we build
m ust have high enough sheet resistance on the gate so th a t the h eat generated
during operation is low enough to keep the oscillator from burning out during
testing. The second p a rt consists of the field and ac current coupling (field
excitation in the waveguide) and the propagation and detection of microwave
signals in the waveguide, which is considered the m ost difficult p a rt. T he th ird
p a rt is how to p u t the oscillator chip into the waveguide. This includes th e chip
wire bonding, device m ounting, and how to properly bias the oscillator. The
fourth p a rt concentrates on an alternative m ethod — the stripline technique. A nd
the last p a rt considers the current loss due to the effect of the drain filter.

4.1 Heat Flow in Oscillators
One of the big differences between the contiguous domain oscillator and the
conventional oscillator is th a t it has four term inals instead of two. Of th e four
terminals, a large field has to be applied on the gate to insure the oscillation
occurs. Such a high field will generate heat during operation. If too m uch h eat is
generated, it can burn the device out. So to guarantee the device can operate
properly, it is necessary to estim ate the relationship between the gate tem perature
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rise and other device param eters.

4.1.1 Three Dimensional and Steady State Case
In the CW operation mode, except ju st a t the beginning, the equilibrium of
the heat generation and dissipation will be well established, so the h eat flow
problem is a steady state problem, not a transient problem . Furtherm ore,
although the heat generation is two dimensional, the h eat dissipation is not two
dimensional, b u t three dimensional. So it can be considered as a three
dimensional steady state heat flow problem. To the best of a u th o r’s knowledge,
all of the work about the three dimensional steady state h e at flow problem s in the
semiconductor devices literature is numerical^45) and there is n o t an analytical
solution. Here the author developed an analytical m ethod which can give an
estim ate of the tem perature rise on the gate in CW operation.
F irst let us consider a disc heating source w ith radius a in an infinite m edium
w ith the heating rate depending on the radius r only. Since the heating disc is
very thin, it can be considered a two dimensional h eat source. F or the
convenience of analysis, the coordinate system is taken as cylindrical and the disc
is assumed to be sitting in the plane z=0 w ith its center a t th e origin.
Suppose the tem perature rise is represented by T, and the h eat flow problem
is a steady state case, so th a t the differential equation for th e tem perature rise is
V2T=O.

(4.1)

In the cylindrical coordinate system, since the heating rate is independent of
0, this differential equation for tem perature rise can be fu rth er explicitly expressed
as
Sf1T
Sr2

I ST
Sf1T
r dr + Sz2

0,

(4.2)

and this differential equation is satisfied by the following terrn^46)
e - x I * 'J0(Xr),
where X can be any num ber and J 0 is the Bessel function of order zerb. More
generally, the solution for this heat flow problem can be w ritten as
T = / o- k l * l j 0(Xr)f(X)dX.

(4.3)

Here f(X) is a function of X and should be chosen to satisfy the prescribed
boundary condition in the plane z=Q . Usually, corresponding to the boundary

conditions, deriving an expression for f(X) will involve more complicated
m athem atics such as N eum ann’s integral^47) and sometimes there even m ay not
exist such analytical solution. F o rtu n ately for our case, there is a well known
Bessel function integral which can help solve the problem. This integral is^48)
0,
if r> a ,
/ Jq( ^r)J i (XaJdX= i/(2 a ), if r= a ,
P ■'
l/a ,
if r< a .

(4.4)

If the infinite m edium has h eat supplied a t constant rate Q per u n it area per
u n it tim e over a circular area of radius a in the plane z=0, such as a flat circular
heating element, the boundary condition which needs to be satisfied in the plane
.'Z=S=Cris'
■
2K [ dz

= Q, 0 < r< a ,
[o, a < r.

(4.5)

where K is the therm al conductivity.
Thus, inserting (4.3) into (4.5), we get
OO
Q, 0 < r< a ,
2 K /X j0(Xr)f(X)dX=
0, a < r.

(4.6)

Comparing (4.4) and (4.6), the function f(X) is J 1(Xa)ZX, and the solution can be
expressed as

T = ® ^ Ml|jo(Xr)Jl(Xa)X In our practical testing set-up, th e device is m ounted on the waveguide.
Since the waveguide is made of m etal which is a good conductor for heat transfer,
the waveguide can be considered as a heat sink and it is reasonable to assume
th a t all of the generated heat is dissipated through the waveguide side and the
tem perature rise on the gate should be modified by a factor of two, as
T =

/ e - x ' a| J0(Xr)Jl (X a)-^-,

(4P

while the actual tem perature rise on th e gate will be less th a n this expression due
to the fact th a t only a p a rt of the h eat is dissipated from waveguide side.
Going one step further, ju st consider the tem perature rise a t the center of
gate. Since the tem perature rise a t the center will be the highest one, it is
sufficient to ju s t consider the tem perature rise a t this point. Let z=0 and r= 0.

The expression for the tem perature rise a t the center can be w ritten as
T
, Vdx
T _ Q
—a J7 Jri a(Aa)
-y ,

(4.9)

because
J 1(X r)= J1(O)=I
and.
a-M * I = e —I.
To evaluate this integral, first let us consider another integral

I-C f

- O

t

tM

a * )

(4.10)

This integral would be considered a Laplace transform of th e Bessel function, and
can be expressed a s ^
I= C v J(a/R )v,

(4.U )

R = P -Hb

(4-12)

where R is

and
(4.13)
Let p = 0 and v = I. Then this Laplace transform of the Bessel function is reduced
to the expression of the heat flow integral (4.9). So the integral (4.9) can easily
come out as

»r<

Qa Vt

f \ ~ \

c^X Qa

(4.14)

On the Other hand, the heat Q generated per u n it area per u n it time from
the gate can be w ritten as
: E2

Q=-

(4.15)

P

where the p is the sheet resistance of th e gate. Therefore by equating the
generated heat to the dissipated heat, the relationship betw een the tem perature
rise and the gate sheet resistance can be established, which is simply
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TK'

(4.16)

Here a is the radius of disc source and th e actual shape of the gate is
rectangular. To apply (4.16) for the rectangular gate problem, set
' 7ra2 = w l ,

(4.17)

where w is the w idth of the gate and I is the length of the gate. W hen w is
com parable to I, there will no t be m uch error by using (4.16), b u t if they are not
com parable to each other, there could be a considerable error. Due to this reason,
if w is n o t comparable w ith I, a can be chosen as
a ±=max(w,l).
This

W ill

(4.18)

give a maxim um estim ation of the tem perature rise on the gate.

Taking the electric field in the gate as 104V /cm , which is necessary to bias
the GaAs m aterial into negative differential resistance region, the dimension of
gate as 30pm, the tem perature rise 100K, and the therm al conductivity of GaAs
0.3 W /cm K , the sheet resistance p of the gate calculated from (4.16) is 10 k f l
This num ber gives us a lower bound of sheet resistance.

4.1.2 Two Dimensional T ransient H eat Flow Problem
The devices we built a t P u rd u e have a gate sheet resistance around 500 fl,
which is m uch lower th an the proposed value 50 kfl. Such low sheet resistivity is
n ot suitable for CW operation; instead the device should be operated in the pulse
mode. Since the device is operated in the pulse mode, the heat flow problem in
the device is no longer a steady state situation, b u t rath er a transient situation,
and the above analysis m ethod does not apply here.
F or the purpose of avoiding the gate burn out problem in practical testing
w ith pulse mode bias, it is necessary to know two im portant param eters, the
proper duty cycle of Operation and the duration of the pulse. To decide these two
param eters, we know th a t since it is a transient situation, the pulse duration will
have a dom inant effect on the instantaneous tem perature rise while the duty cycle
of operation will decide the average tem perature rise of the gate. So ju st putting
the du ty cycle to the ratio of the actual gate sheet resistance to the proposed
sheet resistance for CW operating (10 kfl), w ithout paying attention to the
tran sien t tem perature rise during the pulse, m ay still allow the gate to burn out.
Using the three dimensional transient m ethod to estim ate the pulse duration
and the du ty cycle is very difficult, and may even not be necessary. Instead of the

three dimensional solution, both th e du ty cycle and the pulse duration can be
calculated b y the tw o dimensional tran sien t m ethod. The physics behind
replacing the three dimensional m ethod by the two dimensional m ethod is th a t
since the tim e of the pulse duration is so short (around 10 to 20 ns), the lateral
heat transfer m ay n ot have an im p o rtan t contribution to the gate tem perature.
However, no m atter w hether th e lateral heat transfer does contribute an
im portant effect or not, replacing th e three dimensional m ethod by adopting the
tw o dimensional m ethod will overestim ate the tem perature rise on the gate and
will n o t m ake us run the risk of burning the device out.
Fig. 4.1 shows a graph of th e tem perature rise (assuming one dimensional
h eat flux) a t the surface of a semiconductor chip^46). The vertical coordinate is the
ratio of the product of tem perature rise and therm al conductivity to the surface
h eat flux. The horizontal coordinate is the product of therm al diflusivity and
tim e. T h e horizontal lilies represent the steady state situation which is obtained
by the equation
^
A T K /F o = L ,

(4.19)

where A T is the tem perature rise, K is th e therm al conductivity, F q is the surface
heat flux, and L is the thickness of the chip. Since they represent a steady state
situation, it is not surprising th a t these lines are not dependent on the therm al
diflusivity K and the operation tim e t. The straight line w ith nonzero slope
represents the transient situation which is obtained by the equation
A T K /F 0 = 2

/ tv

(* -)

(4.20)

For the GaAs oscillator, the param eters in the steady state situation are
L = 500 /mi,
K = 0 .4 6 W /cm K,
F 0= - = L22^
= 3.31xl05WcmT2.
p
450H
W ith (4.19), these param eters give a background tem perature rise of 1435 K. If
the duty cycle is chosen as one percent, the background tem perature rise is
reduced to ju st 14 K which could be considered negligible.
If we still choose the same value of therm al conductivity and surface heat
flux in the transient situation, b u t le t the therm al diflusivity and the transient
tem perature rise be,
cm
/c=0.24
A T=50K ,
the operation tim e (pulse duration) is around 16 ns. So these param eters will yield

an overall 64 K peak tem perature rise.
Since the pulse w idth is very narrow, it is necessary to m ake sure th a t th e
electron tran sit tim e across the channel is much less th an the pulse duration.
According to a previous report^50), the electron drift velocity in the channel is
about 1.3xl07 cm /s and the maximum channel length of our devices is 50 /um.
This requires about only 0.4 ns for electrons to across the channel, and the bias
pulse duration is long enough for electrons to pass through the channel.

4.2 Excitation and !Propagation Inside Waveguide
There are two methods to lead the microwave signal out from the device
chip into the mixer which is connected to the spectrum analyzer. One m ethod is
to use a m icrostrip transmission line which can transm it the microwave signal up
to a few ten gigahertz frequency^51). A nother m ethod is to use an antenna to
radiate the signal. In our testing set-up, the antenna method is employed. W hen
the high frequency current goes through the antenna, the instantaneous change of
the current will excite the electromagnetic field in the nearby space, and because
it is a high frequency electromagnetic field, such electromagnetic field will
propagate through the space w ith the same frequency as the current.
One of the big differences between using the microstrip transm ission line and
the antenna is th a t the propagation of the microwave signal is guided in the
transm ission line, b u t there is no such guidance in the antenna m ethod. Due to
the lack of propagation guidance in the antenna method, the signal loss will be
significant. To prevent the excited microwave signal from dissipating though
space, the oscillator and the antenna should be mounted into a waveguide and
therefore the excited electromagnetic field signal will be confined inside the
waveguide and the signal will not suffer significant loss.
The m athem atical analysis of the microwave excitation and propagation in
waveguide is very complicated in the real situation, therefore only the ideal case,
such as the microwave signal being totally reflected or absorbed a t the ends of
waveguide, are analyzed m athem atically. And these analysis results are used as a
guide for practical testing set-up and analysis.

4.2.1 Different W ave Modes Inside the W aveguide
:
Quite different from microwave propagation in free space, the microwave
signal propagating in the waveguide can only exist in certain modes. This is

because the waveguide is made of metal, and the electric field a t the surface of
the waveguide has to be zero as a boundary condition. Such a boundary
condition places a restraint on the electromagnetic field such th a t only certain
modes can exist. A nother restraint on the field in the waveguide due the
boundary condition is th a t the electric field and the magnetic field can n o t exist
simultaneously in the direction of propagation. Thus, only the TE (transverse
electric) mode or the TM (transverse electric) mode field can exist.
The process to solve the waveguide problems normally involves three steps.
They are
(1) set up the wave equation in the form appropriate to the coordinate system,
(2) apply the right boundary condition,
(3) solve the partial differential equation ( normally by the separation of
variables).
For a rectangular waveguide, the T E mn mode electric and magnetic fields
can be expressed as^52)
E x - E0x cos(m7r—) sin(n^-j-) e
a ■; ■
bP e
E y == E 0y

y e-jk2*

sin (m 7 T — ) c o s (n 7 r-^ -)
Si

D

Ez = d
±x — H0x
Hy

—

Hoy

Hz - H0z

X
a

(4.21)
j
b

sin (m 7 T — ) c o s (n 7 r-f-) e

c o s (m 7 r— ) s in (n 7 r-^ -) e ^kz*

c o s (m 7 r — ) co s(n 7 r-^ -)
Si

D

and similarly the TMmn mode fields can be w ritten as following,
E x - E 0x cos(m7r—) sin(n7r-£-) e

E y = E 0y

s in ( m 7 r —-) c o s (n 7 r-^ -)

E z = E 0z

s in ( m 7 r — ) s i n ( n 7 r ^ - ) e ^kzz

a

a

K

e

^kz*

(4.22)
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Hx « H0x sm (m 7 T — )
a

c o s (n 7 r t )

b

e ~ jk =z

Hy —H0y cos(m7r-^-) sin(n7T-^-) e"^k?z
Hz=5= 0.
Here a and b are physical dimensions of the waveguide and k z is th e wave vector
in the z direction. It can be expressed as

k z=c

V'
V

JS/jjs'

(4.23)
f2 V

u

:■■

where the fc is the cutoff frequency, defined as

fc =

2W l

hi2

n2

a2

b2 ’

(4.24)

From the above expression, it is obvious th a t the cutoff frequency is not only
a function of waveguide physical dimension, b u t also a function of different m
and n (corresponding to the different modes of wave). The larger m and n
(corresponding to higher order modes), the higher the cutoff frequency. Gnce th e
frequency of the electric field is below the cutoff frequency, k z will be an
im aginary num ber and the microwave signal will decrease rapidly while it
propagates in the waveguide. So even if the physical dimension of the waveguide
is given, it is still possible to pass the low mode microwave signal and stop th e
high mode microwave signal for the same frequency. T he waveguide used
presently is designed ju st for the fundam ental mode, and the ratio of a to b is 2.
For different ratio of a to b, the cutoff frequencies for different modes are listed in
Table (4.1), and the distribution of the electric and magnetic field in th e
waveguide is shown in Fig. 4 . 2 ^ .

4.2.2 Excitation of the Microwave Signal
Due to the structure of the contiguous domain oscillator, w ithin a certain
voltage range across G2 to drain the generated microwave current does not
depend on the output impedance, therefore this device can be considered a
current source. This characteristic is very different from conventional device? like
the Gunn oscillator or IM PATT oscillator, and this oscillator can be treated as a
current source radiating in the waveguide.

W hen a high frequency current passes through a probe or loop, the probe or
loop jW iIl radiate microwave signals and be considered a microwave source. If th e
dimensions of the probe or loop in the waveguide are sufficiently small com pared
to the distances over which the fields vary appreciably, such source could be
approxim ated by its lowest order multipole moments^53), usually electric and
magnetic dipoles. B ut if the dimensions of the source are com parable to th e
physical dimension of waveguide, like the case of our device, the radiated
microwave signal should be estim ated by a more general m ethod.
To determine the microwave radiation power o utput, first let us consider a
well known identity in electromagnetics theory
V«(ExHx —E \ xH )=JxE x

(4.25)

which follows from one set of source free Maxwell equations for Ex,Hx, and
another set of Maxwell equations w ith source satisfied by E and H. Integration of
(4.25) over a volume bounded by a closed surface S leads to the result
jf (ExHx —Ex xH )xnda= jf JxEx d3x,

(4.26)

where V is the volume surrounded by the closed surface S. Generally, a source
free electric field and magnetic field in a waveguide can be expressed as
E x= 5„'(x,y)e''Jk",,‘ ,

(4.27)

H x= hmi(x,y)e"
and an electric field and magnetic field satisfying the Maxwell equations w ith a
current source can be considered as a combination of various modes Tm and hm
and be expressed as
.-I;
E‘=E em (x,y)e -}Km*
JJW am(z).

(4.28)

H= E hm(x,y)e_jkm'zam(z)
where am is the amplitude. If we insert (4.27) and (4.28) into (4.26), considering
the fact th a t the fields are zero a t the wall of the waveguide, it is not difficult to
get the following results

J f f i x d yd i emJ e F^
000
where P m is defined as

p

V -V

.

(4.29)
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' .-'
x h m)z= 4rim'P m>

(4.30)

and where 8mmi is defined as
I ,

■

0. otherwise’
From the above integration (4.29), it can be seen th a t even if there is a
current passing through an antenna, it is still possible th a t no microwave signals
are generated, provided the antenna is p u t in a wrong place where em is zero, or
J O r e m changes signs in the antenna and therefore the excited microwave signals
cancel each other out. To prevent these situations from happening, the antenna
(current source) should be placed a t the position where Om is m aximum.

4.2.3 R adiation Power for the Fundam ental Mode
In most cases, the microwave signal propagates along the waveguide as the
fundam ental modes T E 10 or TM 10. For such propagating modes it is n o t difficult
to estim ate the power radiated in waveguide.
For TEio mode, the field distributions are
;

ev= E 0sin(7r—),
a

(4.31a)

hx= - ^ - E 0sin(7T-),
^1TE .
a

(4.31b)

where OJ is the oscillation frequency, Zj e is the characteristic im pedance of the
waveguide for the TE mode and defined as
Zt e = V 1 .

(4.32)

kz is the wave vector along z direction, and for the T E 10 mode can be expressed
f 8 -'

V';;. ' ' v '
j

therefore inserting (4.31) into (4.30)
p io = 2 //d x d y (—eyhx).

:

r.:;:

=2J f dxdy—— E osin2(7T— )
OO

z TE

abE§

(4.34)

Furtherm ore if the antenna is p u t in the center of waveguide, and the diam eter of
the antenna is negligible, the oscillation frequency is taken as u> and the current
source in the antenna is expressed as
=Io^(x—|) 5 ( z ) s in ( - ^ ) ,

(4.35)

where c is speed of light. Inserting (4.35) into (4.29), it is easy to get the
am plitude of the T E 10 mode signal a10,
y

cZTEI0

alj
)■

(4.36)

and the total power radiated as a fundam ental mode T E 10 is
P= a?pPio
Ig

^ Z -r aab-ro r^ tl-'o s—
fc

(4.37)

The radiation impedance R raJ can be defined as
Rrad
2 ZTE

,,

1O
OOb n2

r b : y ( | - coa c >

(4.38)

Given the WR28 waveguide dimension (26 GHz to 40 GHz) as
a=0.711 cm, .
b=0.356 cm,
the radiation impedance can be easily calculated. Fig. 4.3 shows the radiation
impedance of an antenna inside the waveguide and the waveguide characteristic
impedance versus the microwave frequency in th e range from 26 to 40 GHz.
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4.3 Practical W aveguide Set-Up for Microwave E xcitation and Propagation

4.3.1 O scillato rM ountingInsideth eW av eg u id e
By considering field modes and the propagation and excitation of the
microwave signal in the waveguide, the oscillator is m ounted as in Fig. 4.4.
Normally a DIP package is widely used in th e device bonding. B u t since the DIP
package is too big to be p u t into the waveguide, the oscillator device is sitting on
the top of a T 0 5 can (Fig. 4.5 shows the T 0 5 can) and the T 0 5 can’s posts pass
through the waveguide to be connected to th e biasing circuit. Also the bonding
wire bonded to the drain is lead out from another side of waveguide and is used
as an antenna to excite the microwave signal. The microwave signal propagates
through the waveguide and term inates in a waveguide mixer which is connected
to a Tektronix 2755 Spectrum Analyzer.
As discussed above, the antenna should be placed in the position where the X
mode field E \ is m axim um to efficiently excite the microwave signals. Since the
electric field is zero along the wall of waveguide, from th e expression of electric
field for a certain mode shown as (4.21) or (4.22), th e distance D between the
antenna and the end of waveguide should be

=(n+i) X.

(4.39)

where Xz is the wavelength of the X mode electric field in the z (along waveguide)
direction and can be expressed as
X.

X

(4.40)

where
X =c/f

(4.41)

is the wavelength in an unbounded dielectric medium.
Since the antenna is fixed in the waveguide, a feasible m ethod to adjust the
distance D is to move the shorting end. The experim ental observation shows the
position of the shorting plate has a big influence on th e microwave power output.

4.3.2 Impedance A djustm ent by Sliding-Screw Tuner
The waveguide used in device microwave characterization is WR28 for the
frequency range of 26-40 GH, Once the physical size of a waveguide is given, its
impedance does not change any more. B u t the impedance needs to be adjusted to
have a best m atch to maximize the microwave power o u tp u t. To accomplish this
requirem ent, a waveguide section w ith a sliding-screw tu n er is inserted between
the waveguide mixer and the WR28 waveguide. The sliding-screw tuner can be
moved horizontally along the waveguide and vertically up or down inside the
waveguide. W hile the microwave signal propagates through this section, its
original field mode will be perturbed by this tuner. P a rt of the signal will be
reflected and p a rt of the signal will be coupled to other modes. Such field
perturbation of the microwave signal can be translated into a change in the
impedance if we look a t the microwave signal in the view of the Sm itt C hart
rath er th a n in the microwave field distribution. Since the field distribution of the
microwave signal changes w ith different position, moving the tuner inside the
waveguide allows the impedance to be adjusted over a wide range to maximize
the microwave power output. In our experim ent, such adjustm ent of the slidingscrew tuner does have a big im pact to the power o utput, and the power o u tp u t is
maximized before each recording.

4.3.3 The Coupling of Different Modes in W aveguide for Higher Frequency
If the antenna is shorter th an one wavelength so th a t the current does not
change sign in the antenna, the fundam ental mode electric field will be excited as
expected. B ut if the current does change direction ( there is a large possibility for
this case, especially when the frequency of oscillation is high), the fundam ental
mode field m ay not be generated, and instead a higher order mode field will
probably be excited. Since the waveguides and mixers are ju s t designed for
fundam ental mode field propagation, such higher order modes are n o t expected to
propagate in the waveguide and to be detected due to its higher cutoff frequency
for higher order mode. Fortunately, for the high frequency range (from 60 GHz
to 90 GHz), the waveguide is a tapered one. A t the wide section of the waveguide
it is still possible for the high order mode field to propagate. So if the higher
mode field can be coupled to the fundam ental mode field before they propagate
through the tapered section, these signals still have a chance to be detected.
Normally, different mode fields are orthogonal, and they do not couple to one
another. To couple the different mode fields, it is necessary to p u t an object in the
waveguide, giving a perturbance to the propagating field^55). Therefore the
sym m etry of the field will be destroyed by such perturbance, and the fields will

V'.-'.
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couple to one another. In the practical waveguide set-up, a small screw is p u t
into th e waveguide to accomplish such coupling. For the best coupling, this screw
is located a t th e entrance of the tapered section and is positioned off center in the
waveguide.

4.3.4 Biasing Circuit Set-Up
F rom the n atu re of the device, four term inals in the oscillator and three
biasing voltages are needed. The first bias voltage is across the source and G l.
The purpose of this bias is to control th e electron injection rate into the channel
and therefore control the frequency of oscillation. In most cases the junction of
source and channel is reversely biased for th e purpose of isolating the interaction
between gate and channel. How m any electrons will be injected into the channel
m ainly depends on the voltage across the G l and source. The higher the reverse
bias is, the fewer electrons will be injected.
The second bias voltage is across G l and G2 to establish a field in the
channel which is discussed previously. A nd the th ird bias is across G2 and the
drain to draw electrons out of the channel. The necessity of the third bias is due
to the fact th a t the channel is partial depleted, therefore there is a potential well
in the channel. This potential a t the bottom of this well is below the drain
potential (see Fig. 4.6). To get electrons out of the channel, a certain positive
voltage on the drain is needed. The overall biasing arrangem ent is shown in Fig.
As it was stated in the heat flow section, if the gate resistance is low, pulse
biasing is necessary to prevent th e gate from burning. Normally, the w idth of the
pulse is around 10 ns, the duty cycle is one percent, and the frequency of the
biasing pulse is around I MHz. F or such a high frequency pulse, there m ust be
proper term ination to elim inate any reflection.
The ou tp u t of the pulse generator is 50 Cl. To properly couple the biasing
pulse to the oscillator, the load impedance should be 50 Cl too. B ut the gate
resistance of the oscillator is much larger th an 50 Cl, about 300 Cl to 30 k fl
(depending on fabrication technology). Such a m ism atch of the load resistance to
the o u tp u t resistance will not only change the o u tp u t voltage, b u t also distort the
shape of the pulse. To avoid this distortion, a 50 Cl attenuator is connected in
parallel to the resistive gate of the oscillator. Thus the to tal load resistance will be
a 50 Cl resistor in parallel With a high value resistor which will result in
approxim ately 50 Cl. Since there are still reflections from the oscillator’s resistive
gate which will distort the shape of the biasing pulse, the length of the connecting
wire between the oscillator chip and the 50 Cl atten u ato r should be kept short. If

the length of the connecting wire is less th an half a foot, there will be no
significant distortion of the pulse shape.
A nother concern a t the beginning is th a t since the frequency of the biasing
pulse is high and the clearance between the T 0 5 can and the posts is quite small,
the capacitance between them will be considerable and this capacitance could
couple the pulse to the T 0 5 can. Fortunately, such coupling does n o t distort the
pulse shape, as shown in Fig. 4.8.
Capacitors are placed across the voltage sources as shown in Fig. 4.7.
Normally, the range of biasing voltage between G2-drain is a few volts, around 2
V to 3 V. The capacitor across the drain and G2 is 0.1 ^F, which is large enough
to pass the pulse w ithout distortion. W hen the pulse Vgg is applied to the gate,
due to the fact the voltage across the capacitor can not change instantaneously,
th e drain potential will be raised by Vgg too. Therefore the biasing voltage
between gate and drain will still be kept as 2 or 3 volts.

4.4 Practical Stripline Set-Up for Microwave Characterization
,Besides the waveguide, a stripline transm ission line is also used in our testing
set-up. Com pared w ith the waveguide technology, the stripline transmission line
is a relatively new technology which has been developed since 1950. It has sereval
advantages, such as small size, light weight, wide frequency band, and being
easily integrated etc.. Due to these reasons, the stripline is widely used in
microwave technology.
A typical stripline is shown in Fig. 4.9. It can be considered as evolving from
a double parallel transm ission lines as shown in Fig. 4.10. Unlike the waveguide,
the transm ission lines can transm it the TEM inode microwave signal. Supposing a
perfect conducting plate is inserted into the middle of the two transmission lines,
due to the m irror effect, the field distribution will not be altered if one of the
transm ission lines is taken away. If the dielectric m aterial is filled between th e
conduction plate and the transm ission line, it becomes a stripline. Very strictly
speaking, the field propagating through a stripline is not a TEM mode, b u t it is
very close to the TEM . Therefore it can be regarded as a quasi-TEM mode.
The stripline is characterized by two m ajor param eters. One is the
characteristic impedance Zo and another is the phase velocity vp. They are
defined as

Zo=Vf

(4.42)

I

V

(4.43)
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where L and C are the distributed inductance and capacitance of the stripline.
They a re dependent on W, the w idth of the m etal line on the top of stripline, h,
th e thickness of the dielectric m aterial, and e, the dielectric constant. Once Zq is
known, the propagation theory of transmission lines can be applied to the
stripline. In m ost cases, also in our case, the characteristic impedance is designed
as 50 Cl.
The testing set-up w ith the stripline is shown in Fig. 4.11. The device is
again m ounted on a T 0 5 can and a bonding wire leads the oscillation current out
of the drain onto the stripline. An SMA connector couples the o u tp u t current to a
bias tee. The ac ou t lead of the bias tee is connected to the spectrum analyzer by
a coaxial cable, and its dc outp u t is connected to the DC biasing circuit. The
stripline is specifically designed with the impedance of 50 f2. If the oscillation
frequency is higher th an 21 GHz, the ac outlet of the bias tee is connected to a
launcher which couples the microwave signal to the waveguide. Therefore the
microwave signal can propagate through the waveguide and be detected by a
waveguide mixer. Such testing arrangem ent is very convenient in th e microwave
characterization, and can effectively cover the frequency range from I GHz up to
60 GHz.

4.5 D rain F ilter and SPICE Simulation
Since the frequency of the current output from the oscillator is very high,
there is a parasitic effect of the drain which should be considered. T h a t is, the
drain in fact is a low-pass filter. This RC low-pass filter is a distributed one, and
in the SPICE modeling it is treated as a series of low-pass RC filter elements,
where the values of R and C depend on the device structure and the device
param eters.
To model the effect of the low-pass filter versus the frequency of current
output, the drain is divided into three regions, as shown in Fig. 4.12. Region I is
the area where the resistive gate touches the GaAs drain directly. Region II is the
area where there is a MIS capacitor arrangem ent of gate over SiN on GaAs. And
region III is the area where no m etal is on the top of GaAs, therefore this p a rt can
be assumed as a lumped resistor.

4.5.1 Region I
W hen m etal touches semiconductor, a Schottky junction forms.
Corresponding to the Schottky junction, there is a depletion region. Due to this
depletion region, the drain resistance will increase. And for the same reason there
will be a capacitance between the drain and the gate. To calculate the
capacitance and the drain resistance, th e depletion depth of the drain
should
be calculated first.

Xd:

V

a -l-fV b i-v —
),
qNd
q

(4.44)

where Vbi is the built-in potential, Y is the applied bias and NtJ is the doping in
the drain. So the drain resistance per unit length is
^unitl ^sheet

' t
V - ' : - 'V V V V - :’''
(t-Xd)Wd ’

(4.45)

where Wd is the drain w idth and t is the drain thickness. The capacitance per
unit area can be expressed as

V

es N d
2 Vbi- V —(kT /q) ’

(4.46)

4.5.2 Region II
In region II, there is an MIS structure with SiN as an insulator. The u n it
area capacitance of this MIS structure can be expressed as^56)
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(4.47)
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(4.48)
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The semiconductor depletion depth of this MES structure can be expressed as
esemi .

,

V

(4.49)
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Therefore the drain resistance per u n it length is simply
•^unit2 ~Rsheet

t

(4.50)

(t-Xd)Wd

4.5.3 Region III
Since there is no metal contact on the semiconductor in this region, th e
resistance could be considered as a lumped resistor R3
n
^sheetI3
R 3= - ^ - - ,
where I3 is the length of the region III.
considered.

/. c1\
(4.51)

A nd

no shunt capacitor will be

4.5.4 Numerical Calculation
Given the device param eters and applied gate-drain voltage Vdg as
Nd = 5 x l0 17cm- 3 ,
Rsheet= 130f2,
t=150nm,
tSiN=100nm,

.

Wd=20)um
Vdg=5V.

'

The unit length capacitance and u n it length resistance in each region can be
estim ated as
R 1=9.8

Q
fan

C i=O .8xl0n14- F

fjm

a
R o=7.5— —,

C2=1.09 x 10-14- F
(Jia
SPICE is used to sim ulate the effect of this filter versus frequency. In the
SPlCE simulation* the whole drain region is divided into m any small pieces
represented by resistors and capacitors (0.5 fj,m as each pieces). For a real device,
the length of region I is 7.5 juin, the length of region II is 2.5 (J-m, and the length
of region III is 5 fxm. W ith such param eters, the final result is shown in Fig. 4.13.
It is not surprising th a t only about 37 percent of the channel current will can pass
the drain region for the frequency of 40 GHz.
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The distribution of the field in the rectangular waveguide^54). The
solid line represent the electric field in the y direction, and dashed
line represent the electric field in the x direction. B oth open and
closed circles represent the magnetic field.
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T he radiation impedance of an antenna inside the waveguide and
the waveguide characteristic impedance versus the microwave
frequency in the range from 26 to 40 GHz.
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WR-28 Waveguide (26-40 GHz)
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The microwave set-up w ith a sliding short and a slide-screw tuner
being adjusted for maxim um power into the mixer. The oscillator
device is m ounted inside the waveguide w ith the drain connection
extending vertically up the centerline of the waveguide.
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Figure 4.5

The close view of the T 0 5 package. Typical dimensions are shown
in the picture.
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Figure 4.6

I N GaAa ,
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The conduction band structure of th e channel
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Figure 4.7

The biasing circuits used for microwave testing, Vgg controls the
electron injection level, V gg provides a high field in the channel, and
Vdg pulls the electrons out of the channel. W hen Vgg is supplied by
a pulse generator, capacitors are placed across the voltage sources to
pass the voltage pulse.
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Figure 4.8

/ P hotograph of the two pulse shapes applied a t G2 and the drain. Y
axis is 10 voltage per division, and X axis is 20 ns per division. The
pulse is m easured inside the waveguide. The upper one is the drain
pulse bias, and the bottom one is the G2 pulse bias. The DC offset
between them is 3 volts.
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Figure 4.9

A structure of a typical stripline, h is the thickness of the dielectric
layer, W and t are the w idth and thickness of the m etal line on the
top of the stripline respectively.
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Figure 4.10

Evolution of the stripline from a double parallel transmission lines.
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Generator

Tek 2755
spectrum
analyzer
bias tee

source

RG-MESFET-O
launcher

Figure 4.11

Testing set-up w ith th e stripline involved.

Figure 4,12

Three different regions of the drain. The first region is under a
Schottky junction. The second region is under an MIS structure.
There is no m etal contact for the third region.
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Fraction of Microwave Channel Current Exiting Drain Terminal

Frequency (Hz)

Figure 4,13

Fraction of microwave channel current exiting drain term inal versus
frequency.
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Table 4.1
The cutoff frequency for different modes
w ith different ratio of a to b

Modes

m
aib

TEto / TE.,,

TE,,
TM,,

TE*

TEa1

TE1,:
TMii

- TEtl
TM,:

TEa
TMa .

I•
IJ
V2/
3
.SO:.

i ■'■■■■. I
1.5
I
2
3
I
i
. 30

1.414
1.303
2.236'
3.162
30

2
2
2
2
2

2 '
3
' 4 ■■
6
9

2.236
2.500
2.323
3.606
.a

2.236
3.162
4.123
6.083
9 i.'

2.328
3.606
4.472
6.325
a

TE*
■ 3 ■"
...3
3
I '
3
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CHAPTER FIVE
EXPERIMENTAL RESULTS OF
THE MESFET VERSION OSCILLATOR

Once the devices are fabricated, they should first pass the DC electrical
characterization. The DC electrical characterization gives a lot of inform ation
about the oscillator devices which is essential to decide the operation conditions
for the device microwave characterization.
There are different oscillation modes for devices: one is the oscillation
induced by negative transconductance in the resistive M ESFET, another is the
oscillation due to domain form ation. W hile the second oscillation mode draws the
m ajor attention in our present research, the first one is still w orthy of discussion
here.
■

5.1 Characterization of Devices W ith Underdoped Channel
A s it is stated earlier, to have the oscillation in the channel of the resistive
gate M ESFET version oscillator, there are two criteria which m ust be satisfied.
One is th a t the field in the channel of the resistive gate M ESFET version
oscillator m ust be large enough to place the device into the negative differential
m obility regime (in some cases, once the device is in the negative differential
m obility regime, the transconductance of the device becomes negative, th a t is the
drain current of the device decreases while the voltage across the gate increases).
A nother is th a t the doping density in the device channel should be large enough
to satisfy the equation
(J(J>CD.
(2.9)
As defined in C hapter Two, cr is electron density in the channel, ju is the absolute
value of the differential mobility, C is the capacitance between the gate and
electron charge in the channel, and D is the diffusion constant.

If only the first criterion is satisfied, there will not be multiple domain
form ation in the channel, b u t this device (called sub-critically doped or
underdoped Contiguous Domain Oscillator) still can exhibit stable negative
transconductance which draws considerable interest in present device
research^57’58,59). Furtherm ore, compared to other negative transconductance
devices, this Resistive Gate M ESFET has the advantage th a t no heterojunctions
or resonant tunneling structures are required, and it is also a first observation of
stable negative transconductance in a m etal semiconductor field-effect
transistor^60).

5.111 DC Electrical Characterization of the Resistive Gate M ESFET
DC electrical characterization is conducted for the oscillator device before it
is tested in the microwave oscillation mode. For an oscillator device, if the two
contacts of the gate, G l and G2 are connected together, this device is virtually a
M ESFET. Therefore w hether the device can operate as a transistor is considered
as a precondition to operate properly as a oscillator.
Fig. 5.1 shows I-V curves for an oscillator device operating as a transistor.
F or this device the param eters are
Channel doping Nd — 6xl016cm- 3 ,
Channel length I — 10 jum,
Channel w idth w — 20 /xm,
Channel depth t — 150 nm,
Schottky barrier Vt> — 0.6 V.
The m easured transconductance gm is 40 /xS for a 20 /xm wide device, or 2
m S /m m (Vg=0.35V). The drain breakdown voltage VtJs is 4.5 V, and the
threshold voltage Vx is around I V. The transconductance of the device can be
calculated as follows^61),
qNdt/Uw
Sm =

I

(I'

V

Vc -HVb
-)>

;

(5-i)

where V p is pinch-off voltage and defined as
qNdt 2
V p=

(5.2)

CUiz ■

Taking /x as 5xl03 — —, the corresponding transconductance is calculated as 46
/xS which is quite consistent w ith the experimental data. Fig. 5.2 shows the drain
current and the transconductance versus the gate voltage for a device w ith

channel length of 50 /un and w idth 10 /rni, other param eters are same as these of
Once the device is biased in the oscillation mode (th a t is, there is a voltage
between G l and G2), the overlap of the gate to source/drain m ay induce a
voltage (about I V /(x) across the Gl-source and G2-drain junctions, which m ay be
high enough to damage the junctions. Experim entally it is found th a t for the
device w ith 10 (xm overlapping structure between gate to source or drain, a single
pulse can destroy the G l-source or G2-drain junction. Fig. 5.3 shows I-V curves
for G l-source and G2-drain junctions before and after a single pulse across G l
and G2 (the pulse w idth is 10ns, the pulse voltage is 30 V) for a device made at
P urdu e w ith 10 fxm overlapping structure.

5.1.2 Negative Transconductance of Pesistive Gate M ESFET
The devices tested here were fabricated in the IT T Gallium Arseiiide
Technology Center in Roanoke, VA, and modified a t Purdue University. For
devices On batch CDO-1-4, the channel is underdoped. A typical device is shown
in Fig. 5.4, and its room -tem perature I-V curves are shown in Fig. 5.5. In the I-V
curves a strong negative transconductance is observed when the gate field exceeds
the threshold field for electron transfer from the F valley to L valley in GaAs.
Application of a reverse bias voltage between G l and the source junction delays
the turn-on of drain current (step of Vsg is 0.25V, starting from zero volts), b u t
beyond the threshold gate field, the curves tend to merge together. In this
m easurement, the D to G2 voltage is held a t 3.2 V, and experimental d a ta shows
th a t this voltage has little effect on the curves as long as it is above I V.
This behavior of strong negative transconductance can be understood by the
following analysis^60). W e begin w ith the simple dc equivalent circuit shown in
Fig. 5.6. In this equivalent circuit, Rx denotes the to tal gate resistance between
term inal G l and point X, which is directly over the edge of the source N+
im plant region. Therefore Rx includes the contact resistance between the
interconnect m etal and the W SiN resistive gate layer and the distributed
resistance of the W SiN gate layer between the edge of the interconnect m etal and
point X. The drain current is simply given by
Ijj±=qWnv,

(5.3)

where W is the w idth of the channel, n is the electron density per u n it area in the
channel, and V is the electron drift velocity. The drift velocity is given by the
steady-state velocity field relation for electrons in GaAs. Since the channel is
sub-critically doped, there is no domain formation in the channel, and the
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channel field is the same as the gate field, which is established by the gate-to-gate
potential Ygg
es

I

V62-V 6I

(5.4)

where I is the length of the gate.
The electron density in the channel is determ ined by the internal gate-tosource potential Vxs

Vu =V1-V s

;

/

(5.5)

a t the edge of the source, and can be w ritten as
H=N d ^ cI1-

V b-V x
qND

V

V

(5.6)

where Np is the channel doping, t ch is the channel thickness, es is the perm ittivity
of the semiconductor, and Vb is the built-in potential of the Schottky diode
between the gate and channel. The square root term is simply the depletion w idth
under the Schottky gate ju st to the right of point X.
Due to resistor Rx, the application of a gate potential Ygg will result in an
increase in the internal potential Vxs. Even when the external gate-to-source
Voltage. Ygs is negatively biased to tu rn the device off, an increasing Vgg will raise
the potential at point X and eventually tu rn the drain current on. As th e
potential Vxs becomes positive, a forward bias develops in th e gate-to-source
Schottky diode. This pins the potential Vxs, causing th e electron density in the
channel to saturate. Once the electron density has saturated, the current is simply
proportional to the electron drift velocity, regardless of the gate-to-source voltage,
and the curves merge.
s
The predictions of the simple equivalent circuit model by com puter
simulation are compared to experimental d ata in Fig. 5.7. In the com puter
simulation, the param eters N p, t^, and Vb are found from independent
measurements to be
. -.ND=BxlO16Cm-3 ,
.-7;t cb=ISOnm ,

■

vb =

o.6V

.

respectively. The velocity field relationship is obtained by fitting to experim ental
data of M asselhdJ62) for the doping density of the channel. The gate-to-source
diode current is given by

HO

'

(5.7)

where Iq is the saturation current param eter and m is the ideality factor.
In this' device Iq cannot be determ ined from an independent m easurem ent
because of its dependence upon the effective area of the gate-to-channel leakage a t
the source* so it is regarded as an adjustable param eter. The ideality factor m is
obtained from I-V measurements of the gate-to-channel diode, and has th e value
L65 in these devices. The gate resistance R e is taken as 12.5 kO, which is a
typical measured num ber in experiments. The fraction appearing as R x is treated
as a fitting param eter. Typical values for the ratio Rx /R g are in the range 0.20 to
0.25.

i

V ?V

'J'"

5.1.3 Estim ation of Electron Density in the Channel From the D rain C urrent
In the microwave characterization of the M ESFET version oscillator, one of
the im portant param eters which is considered to control the device oscillation
frequency is the drain current. B ut in the view of device physics, it is the average
electron density in the channel which decides the oscillation frequency. To
compare the experimental data w ith the theoretical analysis, it is essential to
estim ate the average electron density in the channel through th e drain current I j .
The electric field E along the gate is expressed as
E = ^ p -.

(5.8)

Once the field along the gate is known, the electric field in th e channel is the
same as the field of the gate, and the drift velocity of electrons in th e channel can
be determ ined by the velocity-field curve. Therefore the average electron density
in the channel can be calculated as
■' V J d
® qWv

(5.9)

where I<j is the drain current, and v is the drift velocity.

5,1.4 R F Power Generation of the Resistive Gate M ESFET
One of the possible applications of the sub-critically doped resistive gate
M ESFET is to generate microwave or radio-frequency power. Its circuit is shown
in Fig. 5.8. This circuit is basically composed of two parts: one is a negative
transconductance which is provided by the resistive gate M ESFET to generate
microwave power, and another is an external tunable resonant circuit which

decides the oscillation frequency. T he m axim um frequency will depend upon two
factors. The first factor is the frequency a t which the negative transconductance
still persists. T h e second factor is how small th e capacitance and inductance can
be reached in the external tuning circuit.
For the devices in the negative transconductance region, since the channel
electron density is saturated, the current is m odulated by changing the electron
velocity. The electron velocity can respond w ithin picoseconds to changes in the
gate field, so the im portance becomes how quickly the gate field can be changed.
The resistive gate is actually a distributed RC circuit. However, the distributed
capacitance between the gate and channel will draw negligible displacem ent
current, since the potential drop between gate and channel does not change
(because the channel electron density does not change). Thus th e gate field
should respond quickly to changes in Vgg, and very high frequency operation is
possible.
Fig. 5.9 shows the oscillation obtained in experiments w ith a capacitance of
■171 pF and inductance of 362 nH in th e external tuning circuit. The frequency
determined by these capacitance and inductance should be
f = - 1-----1 —
2tt V l c

(5.10)

2 ttV 3 6 2 x 10-9 x 171x 10-12

==20.3MHz
The measured frequency is 22.5 MHz, w hich is quite close to the calculation
result.
To generate high frequency or microwave power, a necessary condition is
th a t the capacitance and inductance of th e resonant circuit m ust be very small,
which means a microstrip resonant circuit is essential for microwave power
generation.

5.1.5 Simulation of Oscillation in the Resistive G ate M ESFET
W hile the microwave oscillation in th e resistive gate M ESFET is not pursued
further experimentally, it is verified by the SPICE com puter simulation. In
SPICE simulation, the gate of the resistive gate M ESFET of the circuit shown in
Fig. 5.8 is replaced by a resistor whose value is the same as the device’s gate
resistance and the negative resistor is presented by a voltage controlled current

source (th a t is the drain current controlled by th e voltage across the gate). The
voltage-current characteristics of th e voltage controlled current source is obtained
by fitting the experimental data, and is shown in Fig. 5.10. W ith the proper Vgg
to p u t the device into the negative differential m obility region, the oscillation can
be generated. Fig. 5.11 shows the o u tp u t oscillation of the drain voltage.

5.2 Microwave C haracterization of Oscillator Devices W ith Super-Critical Doping

5,2.1 Biasing, P o in t for Microwave Testing : Structure Consideration
Devices characterized a t Purdue University for the contiguous dom ain
oscillation form ation can have different structures. The difference is in the am ount
of overlap between the drain/source to the gate. A typical overlap is around 5
jum. If the I-Y curves of two devices w ith different structures are compared to
each other (see Fig. 5.12 and Fig. 5.13), it is obvious th a t the device w ith
overlapping structure on the source needs a large Vsg to tu rn the device off (drain
current is zero). Because a large field m ust be applied to the gate (normally
lV/jUm), the voltage drop across the overlap (around 5V) tends to tu rn the diode
on, and a large Vsg (5 to 6 V) is needed to compensate the voltage drop caused by
the overlap.
Once electrons oscillate in the channel of the oscillator device, the electron
• •. .
.
•
•
•
■
•.
'
. . . .
density in the channel will vary w ith tim e and position. The m axim um density
Nmax (peak density) in the channel should a t m ost be
'• •

V

Nmax= N d( U - X d),

(5.11)

where Nd is the doping density, xd is zero bias depletion depth, and U is the
channel depth. Considering the valley of the electron density in the channel
(minimum electron density), the upper limit of average electrons n max in the
channel during the oscillation could be taken as
2Nd (tch- x d)
1W = — .... o

(5.12)

Once the average density of electrons in the channel exceeds this upper lim it
(peak density), some p a rt of the channel would be full (or the gate to source diode
is forward biased, and the electrons in the channel will spill out of the channel
into the gate). In such case, the computer sim ulation will not be considered valid
and no oscillation should be expected in the channel.

According to the above argum ent, it is clear th a t to have the GBO device
operating properly, it is im portan t to keep the G l-source diode reverse biased to
prevent the channel from being full. F or devices w ith overlapping structure, the
applied external voltage across G l-source could be as large as 6 volts, b u t the
Gl-sOurce voltage is as small as 0.5 volts for the device w ith nonoverlapping
structure. Due to the large G l-source voltage (6 volts), the G l-source diode tends
to degrade quickly in the microwave characterization.
Similar to the situation of th e G l-source junction, th e voltage across G2drain developed by the gate-to-gate voltage will be as large as 5 volts too, b u t
different from the case of G l-source, this voltage tends to reversely bias the G2drain diode. As discussed in C hapter Four, a certain voltage across the G2-drain
junction is necessary to draw the oscillation current out from the channel into the
drain. Since there is such induced voltage across the G2-drain for devices w ith
gate-drain overlapping structure, an external voltage across the G2-drain junction
m ight no t be necessary. B u t for th e device w ithout overlapping structure, the
external G2-drain voltage is still necessary to draw the current M t of channel. In
experiments, the application of an external G2-drain voltage is 2 to 3 volts for
devices w ithout overlapping structure. If the G2-drain external voltage is less th an
I volt, no oscillation will be observed. B u t for the device w ith overlapping
structure, the G 2-drain external voltage can be really reduced to zero, because the
internal G2-drain voltage is large enough to draw the current out of the channel.
A ny a ttem p t to increase the G2-drain voltage runs the risk of destroying the G2drain diode, since the internal G2-drain voltage is already high enough.

5.2.2 Spillover
The devices under microwave characterization have five different structures.
Based on each specific Structure, current m ay spill over the channel into the gate
during device operation. Such current spillover is not desirable in device
characterization.
In the region under the G2 ohmic contact, the electric field in this p a rt of the
channel will be significantly reduced because of the zero electric field on the G2
contact. B ut outside this p a rt of channel, the electric field is still supplied by the
gate and rem ains high. If the current injected into the channel from the source is
large, the current m ay spill over into th e gate a t the p a rt of channel w ith low
electric field (see Fig. 5.14). This is the so-called spillover problem. This spillover
lim its the channel current, and reduces the power o utput. Also, since the range
over which the channel current m ay be varied is limited, the oscillation frequency
is also limited.
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Similar to the situation of the G2 ohmic contact,' the G l ohmic contact can
cause th e electron current spillover in the channel too. W hen th e G l contact
extends over a certain p a rt of the channel, both this p a rt of the channel and the
source will have a low electric field, because th e field is not supplied by the gate
in these regions. B u t the doping density of the source is generally higher than
th a t o f the channel, so the source has more capability to transport the electron
current. I f th e current in th e source is large enough, there will be a spillover in
the G l contact region (see Fig. 5.15). This spillover will complicate device
analysis and should be avoided too.

5.2.3 M crow ave C haracterization o f the M ESFET Version Oscillator W ith
Overlapping Structure both on D rain and Source

5.2.3.1 C om puter Sim ulation Results
If th e device has an overlapping structure both on drain and source as shown
in Fig. 5.5, th ere is an electric field established both in the source and the drain
due to th e potential drop across1the gate. Therefore besides the channel there is
electron domain form ation in the source and the drain too, if the doping density
in the source and drain is high enough. The oscillation in the drain, source and
channel m ight in teract w ith one another, affecting oscillation frequency. In
microwave characterization experiments, the m easured oscillation signal comes
from the drain end, so it is believed th a t the drain oscillation signal is detected in
the experiment.
Some sim ulations have been performed to fully understand the oscillation
behavior of this type device^63). The gate potential and doping density
distribution are presented in Fig. 5.16. In the com puter sim ulation the electron
flux is l.lS xlO 19Cffi" 1 s- 1 , which corresponds to the measured do drain current,
and th e drain bias is large enough so th a t all electrons are pulled out of the drain.
Under such sim ulation conditions, the oscillation is formed in the channel and the
drain, and the frequencies are 77.5 GHz and 31.4 GHz respectively. Fig. 5.17
shows the electron flux distribution inside the channel and drain.
As stated in C hapter Two, the oscillation frequency depends on density of
electrons inside the device. In this simulation, the electron density is controlled by
the electron flux into the source, and in device characterization, the electron
density is controlled by the biasing voltage across th e source and G l. The larger
electron flux inside the device or less reverse biasing between the source and G l,
the larger the electron density inside the device. Therefore the oscillation

^

:
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frequency should depend on the electron flux in the device. Fig. 5.18 shows the
oscillation frequency (both in channel and drain) versus the electron flux w ith
other param eters the same as the ones in Fig. 5.17. The oscillation frequency
increases w ith the decrease of electron flux.
The boundary condition of the drain plays an im portant role in deciding the
drain oscillation frequency too. Unlike the situation in the source where the
current either flows into the channel or spills into the gate, the drain current may
flood in the drain region, if th e voltage across the drain and G2 is not large
enough to pull all of electrons out of drain. Such flooding increases the electron
density in the drain (see Fig. 5.19) and reduces the drain electrical field. Since the
drain region of the oscillator is biased in the negative differential m obility region,
the decrease of electric field causes an increase of drift velocity which results in a
higher drain oscillator frequency as predicted in Fig 5.20. B ut if the drain to G2
biasing voltage is too small, say less th a n 3 V, there will be too m any electrons
flooding in the drain and the electric field will be smaller than the threshold field
to place the drain region into th e negative differential mobility region, which is a
necessary condition to have the m ultiple domain formation, and therefore there
will be no dom ains forming. In this sense, the drain oscillation frequency not only
depends on the source to G l voltage, b u t also depends on the drain voltage unless
the drain voltage is large enough to pull every electron out of the drain. Fig. 5.20
shows the drain oscillation frequency versus the drain voltage. The drain
oscillation frequency decreases slightly w ith the increase of drain to G2 voltage
Vdg until Vdg is large enough to pull all the electrons out of drain.
Once the oscillation current enters the drain region w ithout a high electric
field (the drain region under the G2 contact), due to the filter effect of the drain
there will be a significant loss in the ac current as discussed in the C hapter Four.
Fig 5.21 shows the reduction of the am plitude of ac current in the drain versus its
position in th e drain. The position starts from the edge of the drain from which
there is no external field applied. It is clear th a t the amplitude of the ac current
reduces exponentially w ith the distance x, and it can expressed as
;
A =A 0C- xZl .

(5.13)

Taking A0 as 4.5 when x is 0, and A as 2 when x is 2.5 (Am, the L can be
calculated as 3 (A m . Obviously such high power loss in the drain is not acceptable.

5.2.3.2 E xperim ental M easurements
A typical I-V curve for the device w ith this structure is shown in Fig. 5.13.
This I-V curve can be understood and predicted as in Section 5.1.2, and will not
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be repeated here. Fig. 5.22 shows the power spectrum of a characterized device
a t the fundam ental frequency. The dependence of oscillation frequency on biasing
voltages Vgg and Vsg is shown in Fig. 5.23 and Fig. 5.24. It is easy to see th a t
both Vgg and Vsg have a strong effect on the oscillation frequency.
Vgg can affect the operation frequency in two ways. F irst any change in the
gate-to-gate voltage will change th e electric field along the gate, which will change
the drift velocity of electrons in the channel correspondingly. Since the oscillation
frequency is directly proportional to the electron drift velocity, any change in Vgg
will finally change the operation frequency. Secondly for the device w ith
overlapping structure, the spacing between the G l contact and the source is ju st
one fourth of the total gate length, which means one fourth of the gate-to-gate
voltage change is translated into the gate-to-source voltage change. Therefore the
gate-to-gate voltage Vgg modulates the electron density in the channel through
the overlapping space and the oscillation frequency will change correspondingly.
To take a further look a t th e effect of Vgg and Vsg on the frequency, in the
linear region of voltage versus frequency (Vgg in the range 14.5 V to 15.5 V, Vsg
in the range 5.5 V to 6.0 V), 0.5 volt change (from 5.5 V to 6 V) in Vsg will
introduce 1.2 GHz change in oscillation frequency, which corresponds to 2.4 GHz
per volt. A nd 2 volt change in Vgg (average) will introduce 1.25 GHz change in
oscillator frequency, which in tu rn means 0.63 GHz per volt. T h e ratio of
frequency change per volts for Vsg and Vgg is roughly one fourth (0.263 exactly),
meaning one fourth volt change in Vgg has the same effect as one volt change in
Vsg- Gonsidering th a t the overlapping space between the source and gate is one
fourth of the total gate length, any four volt change in Vgg will cause one volt
change in the "internal" Vsg, and this one fourth equivalence in experimental
observation is consistent w ith device param eters.
Fig. 5.25 shows the fundam ental frequency versus V ag. While the oscillation
frequency changes w ith Vsg and Vgg, it virtually does not change w ith the drain6 2 biasing Vag. In our experiments, the oscillation frequency is a function of the
drain current (the electron density in the channel). Since Vag does not affect the
drain current of the device, it will not change the oscillation frequency. W hen the
drain-G2 biasing voltage is large enough (larger than 4 volts), the oscillation
frequency increases w ith Vag. B ut a t the same tim e the current through G2
reduces rapidly (see Fig. 5.26), which means there is a breakdown in the junction
of G2 and the drain. Such breakdown of the G2-drain junction changes the
electric field distribution in the drain region, therefore changing the oscillation
frequency.

5.2.3.3 Comparison of the Experim ental Results w ith the Theoretical Predictions
By comparing the measured experimental data and simulation results, we
notice an inconsistency in the oscillation frequency. The experimental results show
the fundamental oscillation frequency is around 13 GHz, while the computer
simulation indicates the fundamental frequency should be around 33 GHz. Such
inconsistency is too large to be explained just as a measurement error or
inaccuracy of simulation results.
A nother inconsistency between the experimental results and the theoretical
prediction is the effect of the drain voltage on the oscillation frequency. The
sim ulation says th a t the drain oscillation frequency changes from 31 GHz to 35
GHz when the drain voltage changes from 8 V to 3.5 V. W hen the drain voltage is
less th a n 3 V , there are too m any electrons in the drain region, therefore th e
electric field is less than the threshold field to form stable oscillation. B u t in
experiments, the measured frequency stabilizes a t the neighborhood of 13 GHz
w ith Vdg changing from zero to 4.5 V, which indicates th a t th e observed
oscillation is not consistent w ith the idea of m ultiple domain form ation in the
drain region. Furtherm ore the observed oscillation could n o t be due to the
m ultiple domain formation in the channel either, because the channel oscillation
frequency due to the multiple domain formation is around 77 GHz, which is much
higher th a n the measured fundam ental frequency 13 GHz.
Finally, the simulation results suggest th a t the oscillation frequency is
independent of the channel length, while the experimental d a ta shows it varies
inversely w ith channel length (detailed discussion will be presented in Section
5.3). This is another evidence th a t the observed oscillation is not due to the
m ultiple domain formation.

5.2.4 Microwave Characterization of the M ESFET Version Oscillator W ith Gate
C ontact Lined up W ith Source and Drain
In this version of the device, the overlap between the gate and drain/source
is removed by deposition of T i/A u on the resistive gate, therefore the gate ohmic
contacts are lined up with the source and drain edge.
One of the big differences due to the modification is th a t there is no voltage
divider in the gate anymore which tends to tu rn the G l-source diode on.
Consequently no large external Gl-source voltage bias is necessary to keep this
junction reverse biased. The biasing voltage and the I-V curve (see Fig. 5.12) of
modified devices are quite different from the devices w ith overlapping structure,
and the devices are much easier biased for microwave oscillation since Vsg is quite
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A nother big difference for the device w ith this type of modification is th a t
since the overlap between drain/source and gate is virtually shorted, Vgg will
have* no effect on the electron density in the channel, b u t only the electric field in
the channel. T he field will affect the operation frequency since it changes th e drift
velocity,, but, this, effect ia quite small compared w ith the effect caused by electron
density change in the channel. Consequently the effect of Vgg on oscillation
: frequency through the so.urce-Gl biasing could be minimized.
Pig. 5.27' shows the, gate potential and the doping density o f source, channel,
and drain. Since the overlap is shorted, there is no electric field in the source and
the drain which is induced by the potential drop along the gate, and no
spontaneous^ oscillation will be formed in the source and the drain.. B ut there is
still oscillation formation in the channel^64) w ith frequency of 82 GHz (see Fig.
5.2$];. Also* due to, the; Iach of a high electric field, the ac current in the channel
will: suffer significant loss; in m agnitude once it enters the drain region, as
discussed in a previous section.
The microwave characterization of this type device is shown in Fig. 5.29.
The source to. GA voltage biasing, starts from 0.12 V. W hen Vsg exceeds 0.35 V,
the device stops oscillation. The oscillation stops because when Vsg is too large,
there are not, enough, electrons in the channel to sustain the oscillation. The
oscillation frequencies observed in the experiment are a t the neighborhood 13.5
GHz, 27 GHz and 41.5 GHz. Since 27 and 41.5 are two times and three tim es of
13.5 respectively, the fundam ental frequency is 13.5 GHz. Again, same as the
device w ith overlapping structure on both source and drain, th e oscillation
frequencies are not dependent on the voltage biasing between G2 and the drain
(See Fig. 5.30), and the fundam ental oscillation frequency is m uch lower th a n the
computer simulation result (82 GHz).

5.2.5 Microwave Characterization of the M ESFET Version Oscillator W ith
Overlapping Only on Source
Another alternative modification is shorting the overlap between th e drain
and G2 and keeping the overlap between the source and G l, as illustrated in Fig.
5.14. Devices w ith such modification keep some characteristics of the devices w ith
the above two. structures while dem onstrating their own uniqueness. An I-V curve
is shown in Fig. 5.31.
Com puter simulations^64) are also performed to predict its oscillation
behavior. The gate potential and doping density are shown in Fig 5.32. For a
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device w ith this particular structure, there is an oscillation current in th e source
since the potential drop along the overlap between G l and th e source supplies a
high electric field. B ut the oscillation frequency in the source still differs from the
oscillation frequency in the channel due to the difference of doping density (see
Fig. 5.33). The oscillation frequency is around 28 GHz in the source, while the
oscillation frequency is around 76 GHz in the channel. Again similar to the device
w ith aligned gate to the edge of drain, th e channel current will suffer a significant
loss in the drain because of low field in th e d rain region.
Fig. 5.34 shows the measured oscillation frequency versus the gate-to-source
voltage for a typical device w ith this p articular structure. Like the device
discussed before, the oscillation frequency increases w ith the increase of voltage
across the gate-to-source. F or this device, th e fundam ental oscillation frequency is
observed in the experim ent in the range of 21 to 28 GHz, which is different from
the simulated results. In this case, th e channel oscillation frequency is expected to
be observed in the range of 76 GHz as th e com puter sim ulation predicts.

5.2.6 Microwave C haracterization of th e M ESFET Version Oscillator w ith
O verlap p in g O h ly o n D rain
One more structure of the Oscillator devices which are under testing is the
one only w ith overlapping structure between G2 and the drain, as illustrated in
Fig. 5.15. Its I-V curve is shown in Fig. 5.35. Since the overlap between the
source and G l is shorted, there is n o t a Voltage divider which tends to tu rn the
device on, and the biasing voltage between the source and G l to tu rn the device
off is significantly reduced, ju s t around one and half volts.
Fig. 5.36 shows the gate potential and doping density used to sim ulate the
oscillation of the device. For the device w ith this Specific structure, the gate only
supplies a high electric field to the channel and th e drain, the field in the source is
quite low. Therefore the oscillation occurs only in the channel and the drain. Fig.
5.37 shows the sim ulated ac current oscillation in th e channel and the drain^64).
W ith different doping in the channel and the drain, the oscillation frequencies are
different. The high doping in drain gives a low oscillation frequency, 44.1 GHz,
and the low doping in channel gives a high oscillation frequency, 70.9 GHz.
The oscillation is also observed experim entally in the device characterization.
Fig. 5.38 shows the measured fundam ental frequency versus the source-G I
voltage. Quite interestingly, the source-G l voltage needs to be forward biased to
have microwave oscillation. This phenom enon can be interpreted as follows. The
G l ohmic contact extends over the channel. Therefore, this contact acts like a
gate for a transistor, which controls the current supplied to the channel of
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oscillator device. W hen the gate is zero or reversely biased during th e operation,
the current is too small. Therefore there will not be enough electrons in th e
channel to generate the oscillation. To increase the current injected into the
channel, the depletion region under G l m ust be reduced, which means G l is
forward biased.
Surprisingly, the oscillation frequency of this specific device is dependent on
the drain voltage (see Fig. 5.39) which is different from other structures. This
phenomenon can be attib u ted to the fact th a t the channel is forward biased to
the gate. Once it is forward biased, the gate and the channel are coupled to each
other and the oscillation theory does not cover this situation anymore. Such
situation should be avoided in device design and operation. Note again, the
measured frequencies are lower th an predicted by the com puter sim ulation.

5.2.7 Microwave Characterization of the M ESFET Version Oscillator W ith G l
and G2 Contacts Above the Channel
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The final structure of the oscillator device is the one w ith both G l and G2
having contact inside the channel. The I-V curves of oscillator devices w ith this
type structure are shown in Fig. 5.40. Fig. 5.41 shows the doping densities used
for computer simulation. W ith these device param eters, the m ultiple domain
form ation is generated in the channel^64), and th e oscillation frequency is around
98 GHz (see Fig. 5.42). The 98 GHz oscillation frequency is much higher th a n the
sim ulated frequencies discussed before.
The phenomenon of the high oscillation frequency can be explained by the
spillover in the channel of the device. Since G l has a contact above th e channel,
it acts like the gate of a transistor to lim it the current passing under the gate. If
the current from the source is too large, p a rt of th e current will spillover the
channel, and flow to G l. Therefore the current passing through th e channel is
Significantly reduced. This reduction of the current will raise the Oscillation
frequency.
Although the com puter simulation indicates th a t there will be oscillation in
the channel, no oscillation signal is observed experim entally in th e microwave
characterization for this type device. This may be due to the fact th a t since the
oscillation frequency is so high, it may not be able to be tested by our present test
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5.3 Discussion

5.3.1 Comparison of Experim ental R esults W ith Sim ulation Results
As presented in Section 5.2, the characterization of the M ESFET version
oscillator gives Various microwave signals. A lthough there are different structures
for oscillator devices, th e m easured oscillation frequency is not consistent w ith the
sim ulation results. Table 5.1 shows th e m easured oscillation frequency versus the
com puter sim ulation results. Generally speaking, the sim ulation frequencies are
m uch higher th a n the m easured frequency, and such inconsistency indicates the
oscillation m ay no t be due to th e m ultiple dom ain form ation inside the channel or
the drain, b u t rath er to another oscillation mechanism, because the difference of
oscillation frequency between th e sim ulated and the m easured is too large.
F urtherm ore the contiguous dom ain oscillation theory predicts th a t if the
observed oscillation is due to th e m ultiple domain form ation in the channel, the
oscillation frequency depends only on the period of m ultiple domains of devices
(the period of m ultiple domains depends on the electron density in oscillator
device), b u t n ot on the channel length. In real device testing, the measured
oscillation frequency depends on n o t only the electron density in the channel, b u t
also the channel length (see Fig. 5.43). This experimental phenomenon also
suggests th a t the observed oscillation is due to another mechanism.

5.3.2 Single Domain Form ation
Fig. 5.43 shows typical m easured oscillation frequencies versus the device
channel lengths. The oscillation frequencies are virtually inversely proportional to
the device channel length. This dependence of frequency on channel length
strongly suggests th a t the oscillation is due to a single electron domain formation.
For a single dom ain form ation, th e frequency will depend on the tim e for the
electron dom ain to drift through th e channel. Normally the electron drift velocity
is quite constant, around 1.3x107cm s- 1 . Therefore, neglecting the tim e for
domain form ation, the oscillation frequency in the channel due to a single electron
domain form ation can be expressed as
v

T
_ 1.3xl07cm /s

(6.14)

where I is the length of channel. T aking I as 7.5/mi, lOyum, 20/im, oscillation
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frequencies obtained from EQ . (5.14) are 17 GHz, 13 GHz, and 6.5 GHz
respectively. These calculated d a ta are consistent w ith the experim ental results.
In addition to the single dom ain form ation in th e channel, there are several
other mechanisms which m ay cause the observed oscillation. One of them is th a t
the oscillation m ay be caused by the negative transconductance as discussed in
Section 5.1. If oscillation is due to th e transconductance, the frequency will be
decided by the capacitance C and the inductance L of the external circuit as
follows
(5.15)

V

lc

*

Taking the oscillation frequency as 7.5 GHz, which is the lowest in the
experimental m easurem ent, the product of LC to produce this high frequency
should be 1.8xlO-20s-1 . This product Would be consistent w ith an external
capacitance of 18 pF and an inductance of 10 pH. Such small inductance and
capacitance are unlikely to be obtained in the experim ental set-up, since a single
bonding wire produces an inductance of a few hundred nanohenries. Furtherm ore,
n ot all of the oscillator devices have the negative transconductance in their I-V
characteristics, (see Fig. 5.35) Therefore, for these devices, the negative
transconductance can be excluded as a cause for microwave oscillation.
A nother possibility for microwave generation is domain form ation in the
drain region. If the oscillation is due to the domain form ation in the-drain, the
oscillation frequency should be dependent on the drain to G2 bias. B ut in
experiments, the oscillation frequency does not depend on the drain to G2 bias
until breakdown happens in the drain-G2 junction. This argum ent can exclude
the possibility of oscillation due to the drain.
By combining the above argum ents, the mechanism for the observed
oscillation can be concluded as the single dom ain form ation inside the channel.

5.3.3 The Effect of the G ate Resistance
The fundam ental mechanism to have m ultiple dom ain form ation in the
channel is th a t once an electron domain is formed inside the channel, its imaging
charge resides on the gate. Therefore the induced field between the generated
domain and its imaging charge is perpendicular to the external applied field,
which is along the channel, and the induced field is localized a t the neighborhood
of the generated domain. Outside the domain, the to tal field in the channel is
still the original external applied field, and will not be altered by the induced
field. Therefore more domains can be generated no m atter w hether there are

'-V-; '■■-.
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other domains in the channel or not. This approach is taken in the computer
sim ulation, and the results give a m ultiple electron domain formation inside the
device.
The above argum ent is tru e if the gate resistance is quite small. If the gate
resistance becomes large, the m otion of the imaging charge in the gate will draw
an extra voltage drop in the gate due to the high gate resistance. Since the total
voltage applied to the gate is constant, this additional voltage drop is a t the cost
of reducing the voltage drop a t other points along the gate. Since the field in the
channel is supplied by the field in the gate, the reduced voltage drop yields a
reduced electric field in the channel (but outside the generated domain),
preventing second or more electron domains to be generated. Therefore only a
single dom ain will be formed in the channel. Fig. 5.44 shows the sim ulated
voltage drop along the gate due to the electron oscillation in the channel. Once
this effect is included into the simulation, it m ay not give a multiple domain
form ation anymore. For the device under current testing, the gate sheet resistance
is quite large, around 30 kfi, which is large enough to prevent m ultiple domain
form ation. To elim inate th e gate resistance effect, the gate resistance has to be
reduced to around I k f l If the gate resistance is small, the additional voltage
drop due to the generated dom ain in th e channel becomes negligible compared to
th e applied external voltage. The field in the channel (but outside the generated
domain) can still be kept large enough to have m ultiple domains generated.

5.3.4 Uniqueness of the M ESFET Version Oscillator
Despite the failure of m ultiple domain form ation in these particular devices
due to the large sheet resistance of the gate, this M ESFET version oscillator still
shows some unique characteristics which other conventional oscillators do not
possess. F irst, the oscillation frequency can be tuned electrically by controlling the
num ber of electrons in the channel^64’65). In experimental measurements, the
oscillation frequency is really controlled by the voltage across the source and G l.
T he source to G l voltage decides the num ber of electrons injected into channel.
Higher Vsg, less electrons in the channel and therefore higher oscillation
frequency. The direction of frequency moving w ith the voltage across the source
and G l is the same as expected for the m ultiple domain formation in the channel.
The physics behind the electrical tuning can be explained in this way. The
electron doping in the channel is not uniform for a real device, b u t is rath er a
Gaussian distribution. T h e electron doping level is low a t the bottom of the
channel and such low level of electron doping enhances the electron mobiloty.
Therefore, the electrons a t the bottom of the channel have higher mobility th an
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electrons a t the middle of the channel where doping is highest. Consequently the
overall m obility of the electrons in th e case of small d rain current will be higher
th a n th a t of the electrons in the case of large drain current. Ju st as a
conventional Gunn diode, th e domain drift velocity is equal to the volocity in the
low field regions outside the domain, where the field is in the regime of positive
differential mobilility. Thus velocity scales directly w ith mobility, and the
oscillation frequency will be higher if there is less electrons in the channel. Fig.
5.45 shows the doping distribution along the depth and the velocity-field curves
for different doping. The peak value of the channel doping is 2 x l0 17cm-3 w ith
corresponding m obility of 385

■ and it reduces to IO17cm-3 a t the depth of

200nm w ith corresponding m obility of 500

cm

Therefore there should be 23%

frequency change for this oscillation device. As a m atter of fact there is not such
large frequency tunability. The reason for this small frequency tunability is th a t
the average electron density in th e channel is large th an IO17cm-3 .
The second unique feature of the M ESFET version oscillator is the
independence of the oscillation frequency on the drain voltage^66). As soon as the
drain voltage is large enough (detailed value depends on the device structure: for
the device w ith overlapping structure in the drain, the drain voltage could be as
low as zero volt; for the device w ithout overlapping structure, the drain voltage
should be larger th a n 1.5 volts), the oscillation frequency and the oscillation
power do n ot depend on the drain voltage anymore. Therefore this oscillator
device has an infinite o u tp u t impedance. This infinite o u tp u t impedance can be
utilized in microwave generation. As an example, for most conventional
oscillators, the size of antenna used to excite microwave signals in waveguide has
an effect on the microwave generation. B ut in our device testing, bo th bonding
wire ahd copper post w ith diam eter of (I mm) are used as antenna. No m atter
w hat sizes, both of them give similar power output and oscillation frequency.

5.3.5 Pow er
The power remains a big disadvantages for the M ESFET version oscillator in
the single dom ain mode com pared to other conventional oscillators. Fig. 5.46
shows the experimentally measured power versus the frequency. A lthough a
m axim um power o u tp u t m easured in experiments is -40 dBm, it is still small
com pared to conventional oscillators. The low power o u tp u t can be a result of the
following:
(I) One of the reasons is the current loss in drain region. As dem onstrated in
C hapter Four, the high frequency current will be shunted into the gate due

to the capacitance between the gate and the drain. This current loss is due to
device structure, can be minimized by reducing drain length, b u t ca,u not be
elim inated.
(2) A nother reason for low power o u tp u t is the dimension of active area. The
active area to transport the ac current is the product of the channel w idth
and depth. The w idth can be extended to be comparable w ith conventional
oscillators, b u t the depth is lim ited w ithin a few nanom eters due to the
device structure. Therefore this lim itation is intrinsic.
(3) A th ird possible reason is th a t since the gate ju s t partially screens the
local field, multiple domains can not be generated inside the channel. On the
other side, this gate screening inhibits the formation and the growth of the
single domain. Therefore the to tal power output becomes relatively low.
(4) Finally, the low power o u tp u t may also be due to the m ism atch of
impedance, since this device has a large output impedance. The impedance
m atch for this novel device is quite different from conventional oscillators,
and needs further study. It is believed th a t the im provem ent of impedance
m atch can raise the power output.
A lthough this novel oscillator device has this disadvantage compared w ith
conventional oscillator in power output, its large o u tp u t impedance h as the
potential to raise power output. W hen the drain voltage is large enough, the
o u tp u t impedance becomes infinity. Therefore the power o u tp u t can be increased
by raising the loading impedance. This property could be utilized to raise th e
power output. More im portantly, since this device can be easily integrated into an
IG circuit, it is convenient to lead oscillation current into amplifier. In such a
circumstance, the oscillation power o u tp u t m ay not be a big issue anymore.

5.3.6 B etter Design to Avoid Spillover
Since experimental proof of oscillation was the highest
beginning of this project, the objective of the oscillator device
fabrication and easy testing. Therefore th e device was n o t
optim um . To have the oscillator device better designed, more
needed.

priority a t the
design was easy
designed to be
consideration is

As stated in Section 5.2.2, if G l or G2 has its ohmic contact extend over the
channel, spillover may happen. To avoid this, the G2 contact can be pulled into
the drain region. B ut since the oscillation frequency is so high, th e microwave
current in the drain tends to be shunted to the G2 contact. To m inim ize the
current loss due to the shunt, the G2 contact can be ju st p u t on the edge of drain
to the channel to reduce the contact area between the gate and the drain. Also,

the measured oscillation frequency will be the channel oscillation frequency rath er
th a n the drain oscillation frequency.
The spillover due to the G l contact can be avoided in several ways. One
way to avoid this spillover is to pull the G l contact into th e source region. B ut
by pulling the G l contact into the source region, there is a possibility the channel
can never be pinched off, because the source is heavier doped. This problem can
be lifted by reducing the source doping density or the depth and increasing the
source w idth. Reducing the source doping density and depth will m ake channel
pinch off possible, and increasing the source w idth keeps current from being
reduced by source doping density and depth reduction.
A nother way to avoid the spillover problem is to p u t a transistor in front of
the oscillator device as shown in Fig. 5.47. This transistor is used separately to
control the current. The channel doping density of the transistor could be
different from th a t of the oscillator and depends on the gate length of the
transistor. Such a configuration gives more space to tune the device, b u t also
increases the difficulty in device fabrication and design.
The simplest way to avoid spillover is to keep the source doping and depth
the same as the channel. Furtherm ore, since the source is doped th e same as the
channel, the device analysis becomes easier.

Figure 5.1

I-V curve for the
gate voltage starts
The two diode I-V
(top) respectively.
m easurem ent.

oscillator device operating as a transistor. The
from zero volts (top curve! w ith 50 mV per step.
curves are for G l-Source (bottom ) and G2-Drain
The straight I-V curve is for gate resistance

128

<A )

3
3

/
I

/

T
7
A

7

I

/
//

, OPOO
4. 900

.

;

f

7

'

7

I . 400
CV ) E+00

7 0 0 0 /d I v
GM
■
■CS ) ■

;;':
i
n "I
I

?

7
,

Ii •

'

I

■

.

:

.
.

/A\
fJ
:
f

.

‘

I '3

f

7
V.

• ■.

•

I

. 0000\ l
Figure 5.2

■ '■

J

■i

’'
!
;i

'

/
/ .

■' '

" ' . I

7

7

J

/

:

'

:■

'

/
/

Vj

\
; \
I

>;

The drain current (V j held a t 2.5 V) and transconductance (V<j held
a t 2 V) versus the gate voltage.

Figure 5.3

I-V curves for the G l-source junction and G2-drain juction before
and after a single pulse across G l and G2. The pulse w idth is 10 ns
and the pulse voltage is 30 V.
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S.l. GaAs

Figure 5.4

Cross section of the M ESFET version oscillator* The channel doping
density is 6xl016cm- 3 , and depth is 150 nm. T he gate is HO nm
thick w ith sheet resistance of 30 klX The overlapping space o f the
gate and the source of the drain is 5 /im .

Drain1Current (mA)
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Vm (V)

Figure 5.5

D rain current versus G2 to G l voltage w ith source to G l voltage as
a param eter. VtJg is held a t 3.2 V and has little effect on the drain
current. Vgg increases from zero to 1.5 V (left to right) w ith steps of
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G2 6

I = q W nv

Figure 5.6

D.C. equivalent circuit for the RG M ESFETr R x represents the gate
resistance between term inal G l and the edge of the source. The
electron density is determ ined by the internal potential Vxs across
the gate-to-source diode, and the d rift velocity is controlled by the
field across R g -R x.

Drain Current (mA)
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Vgg (V)

Figure 5.7

E xperim ental I-V d a ta (symbols) compared to I-V curves predicted
by the simple equivalent circuit of Fig. 5.6. Source-to-gate voltage
increases from zero to 1.5 V (left to right) w ith steps of half a volt.
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Figure 5.8

Microwave generation circuit. The negative transconductance is
represented by a voltage-controlled current source. The external
resonant circuit decides the oscillation frequency.

Figure 5.9

Oscillation due to negative transconductance. The capacitor is 171
pF, and the inductance is 362 nH. Time scale is 200 ns/div. The
high frequency (50 ns period) oscillation is due to the negative
trnasconductance interaction w ith the resonant circuit.

3.67630-6 + 7,4876«t5< - V,Q6Qt0*fxA2

4,68830*7^3' RA2 * 0.985

0.0001

vgg (V)

Figure 5.10

A voltage controlled current $ource which is used to represent the
negative transconductance of the resistive gate M ESFET oscillator.
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C om puter sim ulated oscillation generation. The voltage is measured
a t drain end of the device. The inductance L, capacitance C and
resistance Rr are taken as 0.01 nH, 0.01 jxC and I
respectively.
T he gate-to-gate bias Vgg is 4 V.
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Figure 5.12

D raiu current aud G2 current vs G2
G l voltage as a param eter for the
structure. The drain to G2 voltage
source to G l increases from zero w ith
bottom ).

C V)

to G l voltage w ith source to
device with no overlapping
is held at 3 volts, while the
step of 0.1 volts (from top to
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Figure 5.13

Drain current and G2 current vs G2 to G l voltage w ith source to
G l voltage as a param eter for the device w ith overlapping structure
(overlapping space is 5/um). The drain to G2 voltage is held a t 3
volts, while the source to G l voltage increases from zero in one volt
steps (drain current from left to right, G2 current from top to
bottom).

spillover

Figure 5.14

The spillover due to the overlap of G2 contact on th e channel. The
circled transistor limits the channel current. Also shown are plots
of channel potential and electrons density. In the potential plot, the
top line is the potential of the conduction band a t the surface, and
the bottom Iince is the potential of the conduction band a t the
lowest point of the potential well. The potential well is shallower in
the N-type channel due to the lower doping.
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spillover

Figure 5.15

The spillover due to the overlap of G l contact on the channel. The
circled transistor limits th e channel current. Also shown are plots
of channel potential and electrons density. In the potential plot, the
top line is the potential of th e conduction band a t the surface, and
the bottom Iince is the potential of the conduction band at the
lowest point of the potential well. The potential well is shallower in
the N -type channel due to th e lower doping.
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Figure 5.16

Cum)

The gate potential and doping density of the device w ith overlap
both on drain and source for com puter sim ulation.
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Figure 5.17

x l e - 10

The sim ulation result for the device w ith overlap both on drain and
source. Electron flux in the channel (top, 77.5 GHz) and in the drain
(bottom , 31.4 GHz) are shown here w ith the drain bias large enough
so th a t the electron density a t the drain end is zero. Gate field is
8000 V /cm , V<}g is larger th an 8 V, and source flux is
!.IO xlO 19Cm-1 S"1 .

Channel Region

Drain Region

Electron Flux (cm s ) x10

Figure 5.18

The frequency versus the electron flux inside the device w ith the
drain to G2 voltage held a t 8 volts. The device param eters are the
sam e as Fig. 5.17 and gate field is 8000 V /cm .

p o t e n t i a l CU)
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3.5 V

.• .• .* .• .•

Potential when no electrons are present

p o s i t i on

Figure 5.19

Curn >

Potential versus distance in the drain region for five values of VtJg.
T he shaded area can be used to visualize the electron density for the
case where V j6 is 3.5 V. As V^g is reduced, electrons "flood" the
drain region, and the electron field (slope of the potential) is
reduced.

v DO

Figure 5.20

(V>

The relationship of the drain oscillation frequency versus the drain
voltage. The device param eters are th e same as in Fig. 5.17. For
Vdf less 3.5 V, domains cease to form in th e drain.

(l-B I -UlO) MlIJV

x-xg (|im)

Figure 5.21

The amplitude of ac current in the drain versus distance. The
device param eters and the biasing conditions are the same as in Fig.
5.17 .
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Power spectrum for a 10x10 fim oscillator device. Vsg is 5.5 volts,
Vge is 16 volts, and V^6 is zero. The device has overlap on both
drain and source. The overlap is 5 jtim.
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Figure 5.23

Frequency versus Vgg for the device of Fig. 5.22. The external Vdg is
held a t zero and the external Vse. is held a t 5.5 volts.
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13.0

Figure 5.24

Frequeuey versus Vsg for the device of Fig. 5.22. The external Vag is
held a t zero and Vrr is held a t 16 volts.

Figure 5.25

Frequency versus V jg for the device of Fig. 5.22. The external Vsg is
held a t 5.5 volts and V gg is held a t 16 volts. The drain voltage
(below 4.5 volts) has no significant effect on the oscillation
frequency.
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Figure 5.26

The currents through source, G l, G2 and drain versus the voltage
across G2 and drain for the device of Fig. 5.22. The external Vsg is
held a t 5.5 volts and Vgg is held a t 16 volts. The current through
G2 reduces rapidly when Vde is larger than 6 volts, indicating
breakdown in the junction of G2 and drain.
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posit.ion Cum)

Figure 5.27

The gate potential and doping density of the device w ith gate
contact lined up w ith source and drain for com puter simulation.
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Figure 5.28

The simulation result for the device w ith gate contact lined up w ith
source and drain. Electron flux in the channel is shown here w ith
the drain bias large enough so th a t the electron density a t the drain
end is zero. Gate field is 8000 V /cm , Vag is larger th a n 8 V, and
source flux is 8 .2 x l0 18cm-1 s- 1 . The Oscillation frequency is 82 GHz.

Frequency (GHz)
Figure 5.29

The fundam ental frequency versus the source, to G l voltage Vsg for
the device w ith gate contact lined up w ith source and drain. The
w idth of the device is 200 /tm, and the length of the device is 10
/Ltm- The external Vag is held a t 2 volts and Vgg is held a t 5.65 volts.
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1 3 .5

V48(V)

Figure 5.30

The fundam ental frequency versus th e drain to G2 voltage for the
device of Fig. 5.29. The external Vgg is held a t 0.15 volts an d Vgg is
held a t 5.65 volts. Vsugdg has no significant effect on the oscillation
frequency.
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I . 0 0 0 /d iv

C V)

'A .0000
10.00

D rain current and G2 current for the device w ith overlap only on
source. The overlapping space side is 5 [Am. G2 has its contact with
channel and the contact distance is 2 (Am. The channel length under
the resistive gate is 8 /Am and the w idth of the device is 10 (Am. The
drain to G2 voltage is held a t 3 V. Vsg starts from zero w ith a half
volt per step (drain cu rren t from left to right and G2 current from
top to bottom ).
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Figure 5.32

(urn)

Tke gate potential and doping density of the device w ith overlap
only on source for com puter simulation.
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Figure 5.33

The sim ulation result for the device with overlap only on source.
Electron flux in the source (top) and in the channel (bottom) are
shown here w ith the drain bias large enough so th a t the electron
cv vc^ c ain end is zero. Gate field is 8000 V /cm . Vd^ is
larger th an 8 V, and source flux is 1.19xl019cm_1s . The
oscillation frequencies inside the source and the channel are 27.8
GHz and 76 GHz respectively.

E l. O

Figure 5.34

The fundam ental frequency versus the source to G l voltage Vsg for
the device w ith overlap only on source. The w idth of the device is
10 p m , and the length of the device is 8 pm . The external V<jg is
held a t 2.5 volts and Vgg is held a t 10 volts.
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Figure 5.35

D rain current and G2 current for the device w ith overlap only on
drain. The overlapping space is 5 /xm. G l has its contact w ith
channel and the contact disctance 4 /xm. The w idth of the device is
10 fxm, the length of the device is 6 /xm. Vdg is held a t 3 volts and
Vsg starts from zero w ith (top curve) each step a quarter volt.
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Figufe 5.36

The gate potential and doping density of the device w ith overlap
only on drain for computer simulation.
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Figure 5.37
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The sim ulation result for the device with overlap only on drain.
Electron flux in the channel (top) and in the drain (bottom) are
shown here w ith the drain bias large enough so th a t the electron
oscillation frequencies inside the channel and the d rain are 70.9 GHz
and 44.1 GHz respectively.
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Figure 5.38

00.

The fundam ental frequency versus the source to G l voltage Vsg for
the device w ith overlap only on drain. T he width of the device is 10
p m , an d th e length of th e device is 6 p m . The external Yde is held
a t zero and Vgg is held at 9 volts. For this specific device, the drain
voltage has certain effect on the oscillation frequency.
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Figure 5.39

The fundam ental frequency versus the drain to G2 voltage Vjg for
the device w ith overlap only on drain. The w idth of the device is 10
(Am, and the length of the device is 6 (Am. The external Vsg is held
a t -1.3 volts and Vgg is held a t 9 volts. F or this specific device, the
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Figure 5.40

I . 000/div

D rain current and G2 current for the oscillator device w ith G l and
G2 contacts inside the channel. The w idth of the device is 20 /un,
length of the device is 6 (J,m, and the overlapping space is 2 jj,m. VcJg
is held a t 3 V during testing, and Vsg starts from zero (top curve)
w ith a quarter volt steps.
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Figure 5.41

< urn)

The gate potential and doping density of the device w ith G l and G2
contacts inside the channel for com puter simulation.
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Figure 5.42

Cs> x l e—I O

The sim ulation result for the device w ith G l and G2 contacts inside
the channel. Electron flux in the channel is shown here w ith the
drain bias large enough so th a t the electron density a t the drain end
is zero. G ate field is 8000 V /cm and VfJg is larger th an 8 V. Source
flux is 1.19xl019cm-1 s-1 , b u t the spillover to the gate occurs a t the
source-to-channel junction, reducing the average channel flux to
6.14xl018cm-1 s- 1 .
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Figure 5.43

(Aim *)

The measured fundam ental oscillation frequency versus the device
channel length.
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Figure 5.44

The simulated: voltage drop along th e gate due to the electron
oscillation in the channel. Gate sheet resistance is 30 KfX
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Figure 5.45

Doping distribution versus the depth and velocity-field curves for
different doping'62!.
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Figure 5.46

The experimentally measured power o u tp u t versus the oscillation
frequency.
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Figure 5.47

A new device design to avoid the spillover problem during the
device operation.
? ' •- Ij
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T able 5.1
T he m easured oscillation frequency versus
th e com puter sim ulation results

Device Structure

Measured Frequency

Simulated Frequency

Overlapping on both
source and drain

13

31

Gl and G2 have contacts
lined with D/S

14

82

Overlappingonly
on source

25

28

Overlapping only
on drain

30

44

Gl and G2 have contacts
inside the channel

No Oscillation
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CHAPTER SIX
CONCLUSION AND FUTURE WORK

A novel microwave semiconductor oscillator device, the Contiguous Domain
Oscillator has been described w ith respect to the device theory (com puter
simulation), device fabrication, and device characterization. This Contiguous
Domain Oscillator differs from conventional oscillators in several fundam ental
ways, and provides a few m ajor advantages in the sense of device characteristics
— the wide range of operation frequency (from a few tens of GHz to a hundred
GHz, as computer sim ulation predicted), instantaneous frequency tuning, ideal
current source, com patibility w ith the presently existing planar semiconductor
integration technology, etc..
This research project gives a unique opportunity to investigate the feasibility
of this novel device. A fter several years of continuous research efforts, the
microwave oscillation of the M ESFET version oscillator is observed
experimentally. A lthough the oscillation is due to single domain form ation rath er
th an the multiple domain form ation, this oscillator device still possess certain
unique properties such as ideal current source and frequency tunability. The
failure of m ultiple domain form ation can be attrib u te d to the high sheet
resistance of the gate. By reducing the gate sheet resistance, the m ultiple domain
oscillation can be formed inside the channel. Therefore the existence proof of the
contiguous domain oscillator is ju st one step away. Once the m ultiple domain
formation is observed in experiments, there is m uch work to be pursued in the
years after.

6.1 Microwave Oscillation Pow er
One of the im portant param eters of a microwave oscillator is th e power
output. Since the Contiguous Domain Oscillator can b e considered as a current
source, the power ou tp u t of this device should be able to be increased easier th an
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the conventional oscillator. There are two way to raise the power output. The
first way is to reduce the current decay inside the device (simulation shows there
is a large loss of the microwave current in the drain part). This can be done by
reducing the drain length and increasing the drain doping and depth. The second
way is to maximize conversion of high frequency current to microwave power
output. It is basically to optimize th e waveguide arrangem ent, which includes
adding resonant cavity, impedance m atch tuner, etc..

6.2 O scillationFrequency
A nother direction which can be pursued in later research is the frequency.
The oscillation frequency can be pushed higher, or the oscillation frequency can
be tuned over a wider range. Based on present computer simulations, change of
the doping density (channel or drain), doping depth, or the structure of the device
is an effective way to optimize the operation frequency.

6.3 New M aterial
New m aterial w ith higher electron m obility or larger negative differential
resistance can be used to fabricate this novel microwave oscillator. Higher electron
velocity can increase the oscillation frequency while larger negative differential
resistance can give a larger oscillation frequency range. Furtherm ore a m aterial
w ith a larger bandgap can give a large breakdown voltage which means more
flexibility in the device testing, which in tu rn can increase the power o u tp u t and
optimize the oscillation frequency.

6.4 New Structures
New structures can also be employed to raise the characteristics of this
device. For example, the M ISFET version structure can increase the source/drain
to channel breakdown voltage, which in tu rn can increase the power o u tp u t and
optimize the oscillation frequency as m entioned above. The M ODFET version
structure can increase the electron velocity in the channel, which can increase the
oscillation frequency.
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6.5 Com puter Simulation
T be results of the computer simulation is always a guide to design the device
structure, to analyze the device behavior, and even to predict th e experim ental
results. Therefore the com puter simulation is key in this project. Presently the
com puter program is one dimensional and transient. This program can still be
used to predict the device w ith new structure and new m aterials. Two
dimensional and steady state programs can be developed for more accurate
simulation. Also, better D-E and v-E curves under a high electric field can be
used and the balance equations can be utilized for the case of high frequency.
Pinally the effects of real space transfer, electron overshoot, and relaxation tim e
for the electron transfer between the central valley and the satellite valley can be
included in the com puter simulation.
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